請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/38653
標題: | 在可程編系統單晶片上針對特定應用的設計方法 An Application Specific Design Methodology for System-On-a-Programmable-Chip |
作者: | Yu-Chang Chang 張郁昌 |
指導教授: | 王勝德(Sheng-De Wang) |
關鍵字: | 設計方法,硬體加速,可編程邏輯元件,可程編系統單晶片,有限脈衝響應濾波器, Design Methodology,Hardware Acceleration,FPGA,SOPC,FIR, |
出版年 : | 2005 |
學位: | 碩士 |
摘要: | Field Programmable Gate Array (FPGA) technologies enabled the implementation of customizable computing platforms using System-on-a-Programmable-Chip (SOPC), where we can
configure hardware resources appropriately to match specific application needs. In this paper, a new system design concept and a system design flow are proposed for SOPC paradigm. We describe our design and implementation of an embedded system on an SOPC development board, comparing different design methodologies and implementations using FIR application. Using the proposed design flow, the development cycle can be surprisingly short and the flexibility of SOPC can make us achieve the design specification effectively. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/38653 |
全文授權: | 有償授權 |
顯示於系所單位: | 電機工程學系 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-94-1.pdf 目前未授權公開取用 | 942.26 kB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。