請用此 Handle URI 來引用此文件：
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/38527完整後設資料紀錄
| DC 欄位 | 值 | 語言 |
|---|---|---|
| dc.contributor.advisor | 呂良鴻 | |
| dc.contributor.author | Yu-Shun Wang | en |
| dc.contributor.author | 王裕舜 | zh_TW |
| dc.date.accessioned | 2021-06-13T16:36:18Z | - |
| dc.date.available | 2008-07-08 | |
| dc.date.copyright | 2005-07-08 | |
| dc.date.issued | 2005 | |
| dc.date.submitted | 2005-07-07 | |
| dc.identifier.citation | [1] B. Razavi, RF Microelectronics. Prentice Hall, 1998.
[2] G. Gonzalez, Microwave Transistor Amplifiers; Analysis and Design, 2nd edition. Prentice-Hall, 1997. [3] T. H. Lee, the Design of CMOS Radio-Frequency Integrated Circuits. Cambridge University: Press, 1998. [4] D. K. Shaffer, and T. Lee, “A 1.5-V, 1.5-GHz CMOS low noise amplifier,” IEEE J. Solid-State Circuit, vol. 32, pp. 745-759, Jun 1997. [5] R. P. Jindal, “Hot-electron effects on channel thermal noise in fineline NMOS field-effect transistors,” IEEE Trans. Electron Devices, vol. ED-33, pp. 1395-1397, Sept. 1986. [6] B. Razavi, “Flicker noise in CMOS transistors from subthreshold to strong inversion at various temperatures,” IEEE Transactions on Consumer Electronics, vol. 41, pp. 1965-1971, Nov. 1994. [7] K. Ohsato, and T. Yoshimasu, “Internally matched, ultralow DC power consumption CMOS amplifier for L-band personal communications,” IEEE Microwave and Wireless Components Letters, vol. 14, no. 5, pp. 204-206, May 2004. [8] D. Linten, L. Aspemyr, W. Jeamsaksiri, J. Ramos, A. Mercha, S. Jenei, S. Thijs, R. Garcia, H. Jacobsson, P. Wambacq, S. Donnay, and S. Decoutere, “Low-power 5 GHz LNA and VCO in 90 nm RF CMOS,” IEEE VLSI Circuits Symposium, pp. 372-375, 2004. [9] T. Tsang, and M. El-Gamal, ”Gain and frequency controllable sub-1 V 5.8 GHz CMOS LNA,” IEEE International Symposium on Circuits and Systems, pp. 795-798, 2002. [10] Ming-Da Tsai, Ren-Chieh Liu, Chin-Shen Lin, and Huei Wang, ”A low-voltage fully-integrated 4.5-6-GHz CMOS variable gain low noise amplifier,” European Microwave Conference, pp. 13-16, 2003. [11] M. Raja, T. Boon, K. Kumar, and S. Wong, “A fully integrated variable gain 5.75-GHz LNA with on chip active balun for WLAN,” IEEE RFIC Symposium, pp. 439-442, 2003. [12] Yuan-Kai Chu, Che-Hong Liao, and Huey-Ru Chuang, “A 5.7-GHz 0.18-/spl mu/m CMOS gain-controlled differential LNA with current reuse for WLAN receiver,” IEEE RFIC Symposium, pp.221 – 224, June. 2003. [13] Wen-Shen Wuen and Kuei-Ann Wen, “Dual-band switchable low noise amplifier for 5-GHz wireless LAN radio receivers,” MWSCAS 2002, vol. 2, pp. II-258-II-261, Aug. 2002. [14] T. K. K. Tsang and M. N. El-Gamal, “Dual-band sub-1 V CMOS LNA for 802.11a/b WLAN applications,” ISCAS 2003, vol. 1, pp. I217-I220, May 2003. [15] Khaled M. Sharaf and Hany Y. ElHak, “A compact approach for the design of a dual-band low-noise amplifier,” MWSCAS 2001, vol. 2, pp. 890 – 893, Aug. 2001 [16] H. Hashemi and A. Hajimiri, “Concurrent multiband low-noise amplifiers-theory, design, and applications,” IEEE Transactions on Microwave Theory and Techniques, vol. 50, no. 1, pp. 288-301, Jan. 2002. [17] S. Wu and B. Razavi, “A 900-MHz/1.8-GHz CMOS receiver for dual-band applications,” IEEE J. Solid-State Circuits, vol.33, no.12, pp.2178-2185, Dec.1998. [18] K. L. Fong, “Dual-band high-linearity variable-gain low-noise amplifiers for wireless applications,” ISSCC 1999, pp. 224-225, 1999. [19] J. L. Tham et al., “A 2.7-V 900-MHz/1.9-GHz dual-band transceiver IC for digital wireless communication,” IEEE J. Solid-State Circuits, vol. 34, no. 3, pp.286-291, March 1999. [20] V. Vidojkovic et al., “Fully-integrated DECT/Bluetooth multi-band LNA in 0.18µm CMOS,” ISCAS 2004, vol. 1, pp. I-565-I-568, May 2004. [21] E. H. Westerwick, “A 5-GHz band CMOS low noise amplifier with a 2.5 dB noise figure,” VLSI Circuits Symposium 2001, pp. 224 – 227, April 2001. | |
| dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/38527 | - |
| dc.description.abstract | 人們之間的溝通模式由於無線通訊科技的便利而有巨大的改變。除了手機之外，近年來無線資料傳輸模式亦引起相當的注意。在無線通訊系統內，接收端的設計中，低雜訊放大器(LNA)在訊號接受路徑上扮演相當重要的角色，它提供足夠的訊號強度，將電路中的雜訊降到最低以維持訊號的品質。在本論文中，以互補式金氧半導體之0.18微米製程(CMOS 0.18µm process)製作低功率及雙頻帶的低雜訊放大器。
首先被提及的低雜訊放大器具有低電壓與低功率操作的功能。本論文採用了電流共用架構，將二個共源放大器(common-source)串疊而成，在低電流功率消耗下得以達到高的小信號增益。全積體化的5.7GHz低雜訊放大器，以維持良好的輸入及輸出阻抗匹配為前提下，提供16.4dB的增益、3.5dB的雜訊指數與8dB的可變增益範圍。在1volt的電壓操作下，全積體化的5.7GHz低雜訊放大器消耗3.2mW，而小信號增益與消耗功率之比值為5.12 dB/mW。 其次，以使用最小的硬體為前提，本論文設計的低雜訊放大器具有雙頻帶的功能。藉由切換直流偏壓與電晶體大小，使不同頻帶下的輸入阻抗得以匹配；在輸出阻抗部分，則採取切換式電容來達成。我們成功地運用新匹配技術，實作全積體化CMOS 0.18μm 2.4-GHz/5.2-GHz 雙頻帶低雜訊放大器：當操作在2.4-GHz頻帶下，其增益為10.1dB，雜訊指數為2.9dB；而在5.2-GHz頻帶下，其增益為10.9dB，雜訊指數為3.7 dB。不需要任何其他外加匹配元件，在二個頻帶下維持著良好的輸入及輸出匹配(皆在-10dB以下)。 | zh_TW |
| dc.description.abstract | The convenience introduced by the wireless technology has drastically changed the way people communicate. Other than cellular phone services, the wireless data communication has attracted great attention in recent years. In the transceiver design of a wireless LAN system, the low-power amplifier (LNA) plays an important role in the signal receiving path. It is required to provide sufficient signal amplification while maintaining a minimum noise to ensure the quality of the received signal. In this thesis, LNAs are designed and fabricated in a standard 0.18-μm CMOS technology for low-power and dual-band applications.
The first CMOS LNA demonstrated is focused on its low-power and low-voltage operation. With a current-reused topology, the common-source gain stages are stacked for minimum power dissipation while achieving high small-signal gain. The fully integrated 5.7-GHz LNA exhibits 16.4-dB gain, 3.5-dB noise figure and 8-dB gain tuning range with good input and output return losses. The LNA consumes 3.2-mW dc power from a supply voltage of 1 volt. A gain/power quotient of 5.12 dB/mW is achieved in this work. Another LNA is designed to achieve dual-band operations with minimum hardware overhead. By switching the size and dc bias current of the input transistor, good input matching can be achieved. In addition, switched capacitors are used for the output matching at both frequency bands. Using the proposed design technique, a fully integrated 2.4-GHz/5.2-GHz dual-band LNA is presented. The fabricated LNA exhibits 10.1-dB gain and 2.9-dB noise figure at 2.4-GHz band, and 10.9-dB gain and 3.7-dB noise figure at 5.2-GHz band. Input and output return losses better than 10 dB are achieved at both frequency bands without external machining components. | en |
| dc.description.provenance | Made available in DSpace on 2021-06-13T16:36:18Z (GMT). No. of bitstreams: 1 ntu-94-R91943077-1.pdf: 1221388 bytes, checksum: ef8a03e9bd684b76254f84286594f5af (MD5) Previous issue date: 2005 | en |
| dc.description.tableofcontents | Chapter 1 Introduction.........................1
1.1 Motivation .............................1 1.2 Thesis Organization.....................2 Chapter 2 Basic Concepts in RF Circuit Design..3 2.1 S-parameter.............................3 2.2 Power Gain..............................5 2.3 Noise Figure............................7 2.4 Sensitivity.............................9 2.5 Linearity..............................10 2.6 Summary................................15 Chapter 3 Design of a CMOS 5.7-GHz Low-Power Variable-Gain LNA...................16 3.1 Introduction...........................16 3.2 Noise Analysis of MOSFET...............17 3.3 LNA Topology...........................22 3.4 Proposed Low-Voltage Variable-Gain LNA with Current-Reused Topology...........27 3.5 Simulation Result......................30 3.6 Layout and Measurement Result..........32 3.7 Performance Comparison.................35 Chapter 4 Design of a CMOS 2.4/5.2-GHz Dual-Band LNA.......................37 4.1 Introduction...........................37 4.2 Review of Published Dual-Band LNA Topologies.............................38 4.3 Proposed Dual-Band LNA Topologies......44 4.4 Design of the Dual-Band LNA............49 4.5 Simulation Result......................52 4.6 Layout and Measurement Result..........54 4.7 Performance Summary....................58 Chapter 5 Conclusion..........................60 Reference.......................................62 | |
| dc.language.iso | en | |
| dc.title | 適用於無線區域網路應用之CMOS低雜訊放大器設計 | zh_TW |
| dc.title | Design of CMOS Low-Noise Amplifier for Wireless LAN Applications | en |
| dc.type | Thesis | |
| dc.date.schoolyear | 93-2 | |
| dc.description.degree | 碩士 | |
| dc.contributor.oralexamcommittee | 黃俊郎,陳中平,陳怡然 | |
| dc.subject.keyword | 互補式金氧半導體,雙頻,低雜訊放大器, | zh_TW |
| dc.subject.keyword | CMOS RF,dual-band,low-noise amplifier (LNA), | en |
| dc.relation.page | 64 | |
| dc.rights.note | 有償授權 | |
| dc.date.accepted | 2005-07-07 | |
| dc.contributor.author-college | 電機資訊學院 | zh_TW |
| dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
| 顯示於系所單位： | 電子工程學研究所 | |
文件中的檔案：
| 檔案 | 大小 | 格式 | |
|---|---|---|---|
| ntu-94-1.pdf 目前未授權公開取用 | 1.19 MB | Adobe PDF |
系統中的文件，除了特別指名其著作權條款之外，均受到著作權保護，並且保留所有的權利。