Skip navigation

DSpace

機構典藏 DSpace 系統致力於保存各式數位資料(如:文字、圖片、PDF)並使其易於取用。

點此認識 DSpace
DSpace logo
English
中文
  • 瀏覽論文
    • 校院系所
    • 出版年
    • 作者
    • 標題
    • 關鍵字
    • 指導教授
  • 搜尋 TDR
  • 授權 Q&A
    • 我的頁面
    • 接受 E-mail 通知
    • 編輯個人資料
  1. NTU Theses and Dissertations Repository
  2. 電機資訊學院
  3. 電信工程學研究所
請用此 Handle URI 來引用此文件: http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/34602
完整後設資料紀錄
DC 欄位值語言
dc.contributor.advisor吳靜雄
dc.contributor.authorIn-Jay Chenen
dc.contributor.author陳英杰zh_TW
dc.date.accessioned2021-06-13T06:17:40Z-
dc.date.available2006-02-06
dc.date.copyright2006-02-06
dc.date.issued2006
dc.date.submitted2006-01-27
dc.identifier.citation[1]Jingshown Wu, Hsien-Po Shiang, Kun-Tso Chen, Hen-Wai Tsao,“Delay and Throughput Analysis of High Speed Variable Length Self-Routing Packet Switch,”HPSR 2002 Proceddings, May 2002, Kobe, Hyogo, Japan, pp. 314-318.
[2]Kun-Tso Chen and Jingshown Wu, “Analysis and Design of a Multicast Variable-Length Packet Switch,” IEICE Trans, Communication, Vol.E87-B, No.9, pp. 2659-2671, Sept. 2004.
[3]Sundar Iyer, Rui Zhang, and Nick McKeown, 'Routers with a Single Stage of Buffering,' ACM SIGCOMM Aug. 2002, Pittsburgh, USA. Also in Computer Communication Review, vol. 32, no. 4, Oct 2002, pp. 406-416.
[4]Hluchyj M.G.., Karol M.J., “Queueing in High-performance Packet Switching,” in IEEE JSAC., vol. 6 no. 9, Dec. 1988, pp. 1587-1597.
[5]M. J. Karol, M. G. Hluchyj, and A. P. Morgan, “Input versus Output Queueing on a Space-Division Packet Switch,” IEEE Trans. Commun., vol. Com-35, No. 12, Dec. 1987, pp. 1347-1356.
[6]N. McKeown, A. Mekkittikul, V. Anatharam, J. Walrand, “Achieveing 100% Throughput in an Input-queued Switch,” in IEEE Trans. Commun., vol. 47, No. 8, Aug. 1999,pp. 1260-1267.
[7]H.S. Kim, A. Leon-Garcia, “Decomposition pf output queuing switches”, Communications, Speech and Vision, IEE Proceedings I, Volume: 138 Issue:5, Oct 1991, pp. 407-416.
[8]Hluchyj, M. and Karol, M., “Queuing in Space-Division Packet Switching”, INFOCOM ’88. Networks: Evolution or Revolution? Proceedings. Seventh Annual Joint Conference of the IEEE Computer and Communications Societies, March 1988, pp. 27-31.
[9]G. Nong, J. K. Muppala, M. Hamdi, “Analysis of Nonblocking ATM Switches with Multiple Input Queues,” IEEE/ACM Trans. Netwotking, vol. 7, no. 1, Feb. 1999, pp. 60-74.
[10]Nick McKeown, “The iSLIP Scheduling Algorithm fro Input-Queued Switches,” IEEE/ACM Trans. Networking, vol. 7, no. 2, April 1999, pp.188-201.
[11]H. J. Chao and J. S. Oark, “Centralized Contention Resolution Schemes for a Large-capacity Optical ATM Switch,” Proc. IEEE Wksp., Fairfax, VA, May 1998, pp. 11-16.
[12]A. K. Gupta and N. D. Georganas, “Analysis of a Packet Switch with Input and Output Buffers and Speed Constraints,” in Proc. INFOCOM’91, Bal Harbour, FL, April 1991, pp. 694-700.
[13]Hsien-Po Shiang, “Performance Evaluation of the NTU Switch: a High-speed Variable Length Self-routing Packet Switch,” M.S. Thesis 2002, Graduate Institute of Communication Engineering, National Taiwan University.
[14]I-wen Jen, “Implementation and Performance Evaluation of 8 Ports Full Duplex Gigabit NTU-II Switch: Input Stage,” M.S. Thesis 2003, Graduate Institute of Communication Engineering National Taiwan University.
[15]Kuang-Hsiang Chao, “Implementation and Simulation of 8 Ports Gigabit NTU-II Switch: Switching Fabric and Output Stage,” M.S. Thesis 2003, Graduate Institute of Communication Engineering National Taiwan University.
[16]Min-Lian Yang, “Implementation of 8 ports full duplex NTU switch on 100Mbps Ethernet switch,” M.S. Thesis 2002, Graduate Institute of Communication Engineering, National Taiwan University.
[17]Lu Hong-Yu, “Implementation and performance evaluation of 8 port gigabits NTU-III switch with 5Gbps line rate,” M.S. Thesis 2004, Graduate Institute of Communication Engineering, National Taiwan University.
dc.identifier.urihttp://tdr.lib.ntu.edu.tw/jspui/handle/123456789/34602-
dc.description.abstract乙太網路有許多好處譬如低成本和容易的設施。乙太網路廣泛地被大眾使用。因而, 它普遍為地區網路(LAN) 應用。隨著1Gbps 和10Gbps 乙太網路被大量採用,乙太網將在市區網路(MAN)以及大範圍網路(WAN)扮演重要角色。從前,只有20% 網路交通流量在骨幹網路上。但現在,因為客戶使用簡約型通信協定(lightweight protocol),多數網路交通流量是在骨幹網路或在骨幹網路和伺服器(server)之間。通信頻寬要求非常大。
但是,網路節點的封包交換速度跟不上先進光纖技術的傳輸速度。交換機和路由器成為高速網路瓶頸。光交換機非常適合使用在全光學高速網路所以受到了很多關注。由於缺乏高速光學隨機存取存儲裝置,光學交換機仍然只是在理論研究階段。雖然他們也許在將來變得實用,但在現今,大家所注目的仍然以電的交換機為主。也因為如此,許多電交換機被提出進而實現。
常見的交換機種類有:輸入佇列、輸出佇列、虛擬輸出佇列以及結合輸入輸出佇列。輸入佇列交換機很容易遇到排頭阻塞(Head of Line Blocking)效應,理論計算顯示流通率只能夠達到0.586;輸出佇列交換機如共享記憶體交換機,利用複雜的演算法來進行交換,交換頻寬遠低於記憶體頻寬;而結合輸入輸出佇列交換機可以在對記憶體頻寬要求較低的前提下,得到相同的流通量。
本篇論文主旨是在於我們用設計一單晶片高速網路的高效能交換機,並將其命名為台大四號(NTU-IV)交換機。在這個交換機中,我們利用多層閂式交換平面的架構,擁有能直接交換可變長度封包的能力,同時硬體複雜度低,並且採用模組化設計方便系統擴充。此交換機裡面不需要中央控制器,其交換機制是靠著其自選路由(self-routing)來完成,並且可以執行多點傳輸(multicast)的功能。經由模擬的結果顯示,此架構可以達到與輸出佇列相當的流通量,並且有效降低排頭阻塞效應。整個台大四號交換機的架構包含了:預先處理器,時序器,多層閂式交換平面,以及輸出佇列控制器,我們使用0.18微米超大型積體電路(VLSI) 技術來實現這個系統。
台大四號交換機有下列幾個主要的特點。第一個是採用了通道分組(channel grouping)的觀念,此觀念就是將整個交換機分成數個較小的交換機結構。如此一來,電路分割變得容易,可比較簡單擴充到更高的容量。再者,在每一級之間的內部傳輸電路協定採用了後級先向前級請求電路傳送封包,然後當前級收到了後級的請求訊號,就表示後級有能力接收。這樣後級電路就不用再送一個確認信號回前級,如此,整個的內部延遲會縮小,內部頻寬使用率也會增大。最後就是台大四號交換機可以執行多點傳輸的功能,為了能使其更加的有效率,我們提出了一個和特殊的架構來增加其資源使用率。
經由模擬與實測的結果顯示,台大四號交換機具有高流通量、低延遲等優點,再加上此架構擁有較低的硬體複雜度與高度的可擴充性,可以預見台大四號交換機將會有許多值得研究與發展的地方。
zh_TW
dc.description.abstractIn this thesis, we propose and implement a novel high speed switch named NTU-IV switch which is based on multi-plane cross-bar switch fabric. This switch has low complexity and the ability to handle variable length packets asynchronously. In addition, our switch supports both unicast and multicast. The concept of modular design is embedded into the architecture of the NTU-IV Switch. Therefore the NTU-IV Switch has great scalability in port count and line-rate. Simulation results show that this switching architecture can eliminate head-of-line blocking (HOL blocking) effect and also emulate the performance of output queue (OQ) switch without the need of complicated contention resolution algorithm and arbiter. We use the 0.18 μm cell – library design flow to implement a 16x16 NTU-IV Switch prototype with a total switching capacity of 160 Gb/s. Our design flow includes behavior level (Verilog code), synthesis, place and route. It is shown that the switch has low delay and almost 100% throughput under uniform traffic condition.en
dc.description.provenanceMade available in DSpace on 2021-06-13T06:17:40Z (GMT). No. of bitstreams: 1
ntu-95-R92942093-1.pdf: 1656533 bytes, checksum: 5fd5aa4e062844a0d81a5ab0d98628ee (MD5)
Previous issue date: 2006
en
dc.description.tableofcontentsAbstract………………………………………………………………1
1.Introduction………………………………………………………2
1.1 Preface…………………………………………………………2
1.2 Classification and Comparison of Switch Architctire
……………3
1.3 Outline of the Thesis………………………………………5
2. Architecture of NTU-IV Switch………………………………9
2.1 Overview…………………………………………………………9
2.2 Introduction to NTU-series switches……………………9
2.3 System Architecture…………………………………………12
2.4 Performance Simulation of NTU-series Switch…………14
3. Circuit Design of NTU-IV Switch…………………………18
3.1Overview…………………………………………………………18
3.2 Design of Input Line Card…………………………………18
3.2.1 Function Description……………………………………18
3.2.2State Diagram………………………………………………19
3.2.3 Sub-module and Simulation Waveform…………………21
3.2.4 I/O Definition……………………………………………24
3.3 Design of Preprocessor……………………………………25
3.3.1 Function Description……………………………………25
3.3.2 State Diagram……………………………………………29
3.3.3 Sub-module and Simulation Waveform…………………30
3.3.4 I/O Definition……………………………………………34
3.4 Design of Sequencer………………………………………35
3.4.1 Function Description……………………………………35
3.4.2 State Diagram……………………………………………36
3.4.3 Sub-module and Simulation Waveform…………………38
3.4.4 I/O Definition…………………………………………41
3.5 Design of Switch Plane……………………………………42
3.5.1 Function Description…………………………………42
3.5.2 State Diagram……………………………………………44
3.5.3 Sub-module and Simulation Waveform………………45
3.5.4 I/O Definition…………………………………………47
3.6 Design of Memory Management Unit…………………………49
3.6.1 Function Description………………………………………49
3.6.2 State Diagram………………………………………………50
3.6.3 Sub-module and Simulation Waveform……………………52
3.6.4 I/O Definition……………………………………53
4. Circuit Placement and Simulation Result…………………61
5.Conclusions………………………………………………………64
6.Reference…………………………………………………………66
dc.language.isoen
dc.subject交換機zh_TW
dc.subjectvariable lengthen
dc.subjectswitchen
dc.title單晶片160Gb/s 16x16乙太交換機設計zh_TW
dc.titleDesign of a Single Chip 160Gb/s 16x16 Ethernet Switchen
dc.typeThesis
dc.date.schoolyear94-1
dc.description.degree碩士
dc.contributor.oralexamcommittee李揚漢,闕志達,廖婉君,曹恆偉
dc.subject.keyword交換機,zh_TW
dc.subject.keywordswitch,variable length,en
dc.relation.page68
dc.rights.note有償授權
dc.date.accepted2006-01-27
dc.contributor.author-college電機資訊學院zh_TW
dc.contributor.author-dept電信工程學研究所zh_TW
顯示於系所單位:電信工程學研究所

文件中的檔案:
檔案 大小格式 
ntu-95-1.pdf
  未授權公開取用
1.62 MBAdobe PDF
顯示文件簡單紀錄


系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。

社群連結
聯絡資訊
10617臺北市大安區羅斯福路四段1號
No.1 Sec.4, Roosevelt Rd., Taipei, Taiwan, R.O.C. 106
Tel: (02)33662353
Email: ntuetds@ntu.edu.tw
意見箱
相關連結
館藏目錄
國內圖書館整合查詢 MetaCat
臺大學術典藏 NTU Scholars
臺大圖書館數位典藏館
本站聲明
© NTU Library All Rights Reserved