請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/33298
標題: | 以設計分析與驗證為目的之暫存器轉移層快速合成法 Quick RTL Synthesis for Design Analysis and Verification |
作者: | Chun-Fu Huang 黃俊輔 |
指導教授: | 黃鐘揚(Chung-Yang Huang) |
關鍵字: | 邏輯合成,設計分析, logic synthesis,design analysis, |
出版年 : | 2006 |
學位: | 碩士 |
摘要: | In this thesis, we proposed a quick register transfer level(RTL) front end for design analysis and verification. Our front end consists of three parts: (1) an RTL parser that supports most of the synthesizable Verilog subset and various library formats; (2) an elaborating process that generates control data flow graph(CDFG) and can be used for design intent extraction and (3) a logic synthesizer that translates the design into a word-level netlist and writes out a structural Verilog file. We have been able to read in several designs from other design teams and have verified the correctness of our front end by the Cadence Conformal Logic Equivalence Checker(LEC). With the word-level data structure and high-level design intent extraction at hand, we will be able to conduct more research on the design debugging and verification in the future. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/33298 |
全文授權: | 有償授權 |
顯示於系所單位: | 電機工程學系 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-95-1.pdf 目前未授權公開取用 | 1.26 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。