請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/31968
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 盧信嘉(Hsin-Chia Lu) | |
dc.contributor.author | Tzu-Wei Chao | en |
dc.contributor.author | 趙子威 | zh_TW |
dc.date.accessioned | 2021-06-13T03:26:17Z | - |
dc.date.available | 2007-07-31 | |
dc.date.copyright | 2006-07-31 | |
dc.date.issued | 2006 | |
dc.date.submitted | 2006-07-27 | |
dc.identifier.citation | [1]
Albert Sutono, Joy Laskar and W. R. Smith, “Design of miniature multilayer on-package integrated image-reject filters,” IEEE Trans. Microwave Theory and Tech., vol. 51, no. 2, pp. 156~162. Jan. 2003. [2] Lap Kun Yeung and Ke-Li Wu, “A Compact second-order LTCC bandpass filter with two finite transmission zeros,” IEEE Trans. Microwave Theory and Tech., vol. 51, no. 2, pp. 337~341, Feb. 2003. [3] Heinrich W.,“The flip-chip approach for millimeter wave packaging,” IEEE Microwave Magazine., Vol. 6, no. 3, pp. 36 - 45, Sep. 2005. [4] Stephen H. Hall, Garrett W. Hall, James A. McCall, High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices, Wiley, 2000. [5] J.H. Lau, Flip Chip Technologies, McGraw-Hill, Inc., 1996. [6] IMST GmbH, 'Microwave Engineering Europe, Aug/Sep 97: A 3D representation of Murata's hybrid module in LTCC,' Report 2004. [7] W.A. Vitriol and R.G. Pond, 'Custom packaging in a thick film house using low temperature cofired multilayer ceramic technology,' Proceedings of Proceedings of the 1984 International Symposium on Microelectronics, Int. Soc. Hybrid Microelectron, pp. 268-271, 1984. [8] M.R.Gongora-Rubio, P.Espinoza-Vallejos et al, 'Overview of low temperature cofired ceramics tape technology for Meso-System Technology (MsST),' Sensors and Actuators, Vol. A 89, 2001, pp. 222-241. [9] M. G. Rubio and J. S. Aviles, 'LTCC an enabling technology for meso-systems,' Proceedings of IMAPS 2001, 2001. [10] 電腦與通訊工業研究所_工業技術研究院_RF passive components_方士庭課長 [11] C. L. Wang, “Modeling and design for millimeter-wave flip-chip transitions,” PD. thesis, Graduate Institute of Communication Engineering National Taiwan University, 2003. [12] U.R Pfeiffer, A. Chandrasekhar, “Characterization of flip-chip interconnects up to millimeter-wave frequencies based on a nondestructive in situ approach,” IEEE Trans. Advanced Packaging, Vol.28, no.2, pp.160–167, May 2005. [13] M. Davidovitz, “Reconstruction of the S-matrix for a 3-port using measurements at only two ports,” IEEE Microwave and Guided Wave Letters, Vol.5, no.10, pp. 349–350, Oct.1995. [14] U.R. Pfeiffer, C. Schuster, “A recursive un-termination method for nondestructive in situ S-parameter measurement of hermetically encapsulated packages,” IEEE Trans. Microwave Theory and Techniques, Vol.53, no.6, pp.1845-1855, June 2005. [15] H. Greenhouse, “Design of Planar Rectangular Microelectronic Inductors,” IEEE Trans. Parts, Hybrids, and Packaging, Vol. 10, no. 2, pp.101 - 109, Jun 1974. [16] Jaime Aguilera, Roc Berenguer, Design and Test of Integrated Inductors for RF Applications, Kluwer Academic Publishers, 2003. [17] David M. Pozar, Microwave Engineering, Wiley & Sons, Inc., 2005. [18] Y.C. Shih, C.K. Pao, T. Itoh, “A broadband parameter extraction technique for the equivalent circuit of planar inductors,” IEEE MTT-S International. Microwave Symposium Digest, Vol. 3, pp.1345 – 1348, 1-5 June 1992. [19] O. Kenneth, “Estimation methods for quality factors of inductors fabricated in silicon integrated circuit process technologies,” IEEE Journal. Solid-State Circuits, Vol. 33, no. 8, pp. 1249 - 1252, Aug. 1998. [20] C.P. Yue, “A physical model for planar spiral inductors on silicon” IEEE Electron Devices Letters., Vol. 43, Dec. 1996. [21] J. Craninckx, M.S.J. Steyaert, “A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors,” IEEE Journal. Solid-State Circuits, Vol. 32, no. 5, pp. 736 – 744, May 1997. [22] C. Y. Peng., “Analysis of spiral inductors embedded in layered media,” MS. Thesis, Graduate Institute of Communication Engineering National Taiwan University, 2002. [23] A. Sutono, A. Pham, J. Laskar, W.R. Smith, “Development of three dimensional ceramic-based MCM inductors for hybrid RF/microwave applications” IEEE Symposium. Radio Frequency Integrated Circuits, pp. 175 – 178, 13-15 June 1999. [24] Albert Sutono, Joy Laskar and W. R. Smith, “Design of miniature multilayer on-package integrated image-reject filters,” IEEE Trans. Microwave Theory and Tech., vol. MTT-51 Part 1, pp. 156~162. Jan. 2003. [25] Lap Kun Yeung and Ke-Li Wu, “A Compact second-order LTCC bandpass filter with two finite transmission zeros,” IEEE Trans. Microwave Theory and Tech., vol. MTT-51 No. 2, pp. 337~341, Feb. 2003. [26] C. Seguinot, P. Kennis, J.-F. Legier, F. Huret, E. Paleczny, L. Hayden, “Multimode TRL. A new concept in microwave measurements: theory and experimental verification,” IEEE Transactions., Microwave Theory and Techniques, Vol. 46, no. 5, pp. 536-542, May 1998. [27] Hsin-Chia Lu, Yien-Tien Chou, “The thru-reflection-unequal-line (TRuL) calibration method for scattering matrix measurement of multi-port networks,” Microwave Conference Proceedings, 2005. APMC 2005. Asia-Pacific Conference Proceedings,Vol. 5, Dec. 2005. [28] H. Shi, W. Beyene, X. Yuan, “A robust physical model extraction method for a memory device with differential routed package traces,” IEEE 13th Topical Meeting. Electrical Performance of Electronic Packaging, pp.135-138, 2004. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/31968 | - |
dc.description.abstract | 這篇論文包含了三個研究主題,第一個研究主題為毫米波頻帶之覆晶轉接特性之量測,第二個為低溫共燒陶瓷中效能改善之電感,最後是在多層結構中較高製程變異容忍度的電容與耦合電感之設計。
由資料研讀及模擬結果可知傳統覆晶的轉接特性,並且關於其的窄、寬頻的改善方法也一並討論及模擬。然後我們使用兩種量測方法來量測覆晶的特性,一種是背對背的覆晶量測方法,另一種則是埠數降低量測法。在此,設計並且模擬一個使用於埠數降低量測法中的互補場效電晶體可程式負載之電路。 為了設計一個高效能電感,我們探討且分析了電感內的物理現象及電感幾何結構對於電感效能的影響。然後我們設計了單層螺旋型、多層螺旋型、螺旋狀及立體螺線管的電感,並且比較其電感值、品質因素及自振頻率。為了改善電感效能,我們設計了部分接地層掏空及圖樣接地層結構之電感。最後設計了應用於差動電路的中心外接之對稱電感,以增加其的電路對稱特性。全部的電感設計都是在低溫共燒陶瓷的製程中完成。 由於現今多層結構中製程仍存在著相當的變異,使得層與層之間無法完全對齊而造成其中的電路特性偏移。為了解決此問題,我們提出了較高製程變異容忍度的電容及耦合電感之設計。經由較高製程變異容忍度的元件設計出傳輸零點電路及帶通濾波器以驗證其對電路系統的效能改善。 | zh_TW |
dc.description.abstract | There are three topics in this thesis. The first topic is the flip-chip transition measurement up to millimeter wave frequency. The second is the design of performance improved inductors in the LTCC substrate. The last is the capacitor and coupled inductor with high process tolerance in the multilayer structure.
The characteristics of the conventional flip-chip are studied and obtained by the simulation. Its narrowband and wideband improvements are simulated and presented. Then we propose two measurement methods to extract the property of the flip-chip up to millimeter wave frequency. One is back-to-back flip-chip measurement method and the other is PRM (port reduction method). The programmable termination in CMOS circuit is designed and simulated for PRM. To optimize the inductor design, the influence of the geometry on the inductor’s performance are introduced and analyzed. Then the spiral, multilayer, helical and solenoid inductors are designed and its performance on inductance, quality factor and self resonant frequency are compared. The spiral inductors with patterned or hollow ground are analyzed and designed to improve its performance. Finally, the center tapped inductors are designed for differential circuit with better symmetry property. All of inductors are designed in the LTCC substrate. The capacitor and coupled inductor with high process tolerance are proposed to withstand the misalignment between stacked layers due to process variation. The transmission zero circuit and bandpass filter implemented with these components are designed and simulated to test the performance of high process tolerance in the circuit level. | en |
dc.description.provenance | Made available in DSpace on 2021-06-13T03:26:17Z (GMT). No. of bitstreams: 1 ntu-95-R93943070-1.pdf: 2490259 bytes, checksum: f05c72d8711ff2e5e72e07c401eeae5a (MD5) Previous issue date: 2006 | en |
dc.description.tableofcontents | Chapter 1 Introduction 1
1.1 Motivation 1 1.2 Introduction to flip-chip technology 2 1.3 Introduction to LTCC technology 6 1.4 Overview 11 Chapter 2 Conventional flip-chip transition and its improvement 13 2.1 The property of conventional flip-chip transition 13 2.2 Narrowband improvement 19 2.2.1 Single resonance flip-chip transition 19 2.2.2 Transformer flip-chip transition 23 2.3 Wideband improvement flip-chip transition 27 2.3.1 Local compensation flip-chip transition 28 2.3.2 Inductive Compensation Flip-chip transition 30 2.4 Conclusion 37 Chapter 3 Flip-chip measurement methods 39 3.1 Two methods for flip-chip transition measurement 39 3.2 Back-to-back TRL flip-chip measurement method 40 3.3 PRM (port reduction method) for flip-chip transition measurement 41 3.3.1 PRM for reconstruction of the two-port scattering matrix using measurement only at one port 42 3.3.2 The design of programmable termination in IC 44 3.4 Conclusion 51 Chapter 4 Inductors in LTCC 53 4.1 The inductance of a spiral inductor 54 4.2 The loss mechanism of an inductor in LTCC 55 4.2.1 Eddy current 56 4.2.2 Metal loss 56 4.2.3 Substrate loss 57 4.3 The electrical model of an inductor in LTCC 59 4.3.1 Equivalent π model of an inductor 59 4.4 Quality factor definition 62 4.4.1 Qconv definition 62 4.4.2 The method for Qconv prediction 63 4.5 Influence of the geometry on the inductor’s performance 65 4.6 Performance of spiral, helical, multilayer and solenoid inductors 66 4.6.1 Spiral inductors 67 4.6.2 Multilayer inductor 69 4.6.3 Helical inductor 70 4.6.4 Solenoid inductor 71 4.6.5 Comparison of spiral, multilayer, helical and solenoid 73 4.7 The spiral inductors with patterned and hollow ground 74 4.8 The center tapped inductor 77 4.9 Conclusion 79 Chapter 5 Capacitor and coupled inductor with high process tolerance in LTCC...81 5.1 Straight line coupled inductors and its equivalent circuit 82 5.2 Coupled inductors with high process tolerance 84 5.3 Capacitors with high process tolerance 86 5.4 Transmission zero circuit implemented with high process tolerance components 87 5.5 Single bandpass filter implemented with high process tolerance components 91 5.6 Conclusion 95 Chapter 6 The measurement procedure and results 97 6.1 The measurement procedures for single-port circuits 98 6.2 The measurement procedures for differential-port circuits 99 6.2 The measurement procedures for flip-chip transitions 101 6.2.1 Back-to-back TRL flip-chip measurement method 101 6.2.2 PRM for flip-chip transition measurement 102 6.3 Measurement result of the transmission zero circuits………………………..103 Chapter 7 Conclusion 107 | |
dc.language.iso | en | |
dc.title | 覆晶轉接特性量測與多層結構中改善性能之電感及較高製程變異容忍度之耦合電感設計 | zh_TW |
dc.title | Flip-chip transition measurement and design of performance improved inductors and higher process tolerance coupled mutual inductors in multilayer structure | en |
dc.type | Thesis | |
dc.date.schoolyear | 94-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 瞿大雄(Tah-Hsiung Chu),陳怡然(Yi-Jan Chen) | |
dc.subject.keyword | flip-chip,LTCC,PRM,Inductors,spiral,multilayer,helical,solenoid,patterned ground,hollow ground,center tapped,process tolerance,misalignment,coupled inductor, | zh_TW |
dc.subject.keyword | 覆晶,低溫共燒陶瓷,埠數降低量測法,電感,螺旋,多層,螺旋狀,立體螺旋,圖樣接地層,部分接地層掏空,中心外接,製程變異容忍度,偏移,耦合電感, | en |
dc.relation.page | 111 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2006-07-29 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-95-1.pdf 目前未授權公開取用 | 2.43 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。