請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/28486
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 賴飛羆(Fei-Pei Lai) | |
dc.contributor.author | Jhih-De Wang | en |
dc.contributor.author | 王志得 | zh_TW |
dc.date.accessioned | 2021-06-13T00:09:41Z | - |
dc.date.available | 2007-08-28 | |
dc.date.copyright | 2007-08-28 | |
dc.date.issued | 2007 | |
dc.date.submitted | 2007-07-26 | |
dc.identifier.citation | [1] International Technology Roadmap for Semiconductors, http://public.itrs.net/
[2] L. Benini and G. D. Micheli, “Networks on Chips: A New SoC Paradigm,” IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan 2002. [3] P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, “Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures,” IEEE Trans. On Computer, vol. 54, no. 8, pp. 1025-1040, Aug. 2005. [4] D. Bertozzi and L. Benini, “Xpipes: A Network-on-Chip Archetecture for Gigascale Systems-on-Chip,” IEEE Circuits and Systems Magazine, vol. 4, no. 2, pp. 18-31, 2004. [5] D. Wingard, “MicroNetwork-Based Integration for SoCs,” in IEEE Proc. Of Design Automation Conference (DAC), pp. 673-677, June 2001. [6] S. Kumar et al., “A Network on Chip Architecture and Design Methodology,” in IEEE Proc. Int’l Symp. VLSI (ISVLSI), pp. 117-1214, 2002. [7] Hangsheng Wang, Li-Shiuan Peh, S. Malik, “a techonology-aware and evergy-oriented topology exploration for on-chip networks,” In Proc. Of Design, Automation and Test in Europe, Vol. 2, pp. 1238-1243, 2005. [8] G. J. GLASS and L.M. Ni, “The turn model for adaptive routing,” in Proc. Int. Symp. Comput. Archit. (ISCA), May 1992,pp. 278-287, Intel Corporation, A Touchstone DELTA System Description, 1991. [9] G. Chiu, “The odd-even turn model for adaptive routing,” IEEE Tran. on Parallel and Distributed Systems, vol. 11, no. 7, pp. 729–738, July, 2000. [10] P. Guerrier and A. Greiner, “A Generic Architecture for On- Chip Packet-Switched Interconnections,” in IEEE/ACM Proc. Of Design and Test in Europe (DATE), pp. 250-256, Mar. 2000. [11] W. J. Dally and B. Towles “Route Packets, Not Wires: On-Chip Interconnection Networks,” in IEEE/ACM Proc. Of Design Automation Conference (DAC), pp. 683-689, 2001. [12] F. Karim et al., “An Interconnect Architecture for Networking Systems on Chips,” IEEE Micro, vol. 22, no. 5, pp. 36-45, Sept./ Oct. 2002. [13] P.P. Pande, C. Grecu, A. Ivanov,and R. Saleh, “Design of a Switch for Network on Chip Applications,” in IEEE Proc. Int’l Symp. On Circuits and Systems (ISCAS), pp.217-220, May 2003. [14] J.Hu, R.Marculescu,“Energy-Aware Mapping for Tile-based NOC Architectures Under Performance Constraints”, ASP-DAC, pp. 233-239, Jan, 2003. [15] Bandwidth-constrained mapping of cores onto NoC architectures. DATE, pp. 896-901, Feb. 2004. [16]Cesar Marcon et al. Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique. DATE, pp. 502- 507,March 2005. [17] K. L. Tsai, S. J. Ruan, L. W. Chen, F. Lai, E. Naroska, “Low Power Dynamic Bus Encoding for Deep Sub-micron Design,” in Proc. Of International IEEE Northeast Workshop on Circuits & Systems, pp. 170-173, June 2005. [18] M. Stan and W. Burleson, “Bus-Invert Coding for Low Power I/O,” IEEE Trans, on VLSI Systems, vol. 3, no. 1, pp. 49-58, Mar. 1995. [19] H. Y. Chang, A Selective Shield Insertion Algorithm for Low Power Bus, M.S. Thesis, Dept. of Computer Science and Information Engineering, National Taiwan University, 2004. [20] M. Hikari, H. Kojima, et al., “Data-Dependent Logic Swing Internal Bus Architecture for Ultra low-power LSI’s,” IEEE Journal of Solid State Circuits, vol. 30, no. 4, pp. 397-402, Apr. 1995. [21] H. Yamauchi, H. Akamatsu, and T. Fujita, “An Asymtoticaly Zero Power Charg-Recycling Bus Architecture for Battery-Operated Ultra-High Data Rate ULSI’s,” IEEE Journal of Solid State Circuits, vol. 30, no. 4, pp. 423-431, Apr. 1995 [22] D. Shin, and J. Kim, “Power-Aware Communication Optimization for Networks-on-Chips with Voltage Scalable Links,” in IEEE/ACM Proc. Of Int’l Conf. on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 170-175, Sept. 2004. [23] Y. Hu, H. Chen, Y. Zhu, A. A. Chien, and C. K. Cheng, “Physical Synthesis of Energy-Efficient Networks-on-Chip Through Topology Exploration and Wire Style Optimization,” in IEEE Proc. Of Int’l Conf. on Computer Design (ICCD), pp. 111-118, Oct. 2005. [24] Pascal T. Wolkotte and Gerard J.M. Smit et al., “Energy Model of Networks-on-Chip and a Bus,” in Proceedings of International Symposium on System-on-Chip 2005, Tampere, Finland, on November 15-17, 2005. [25] T. T. Ye, L. Benini, and G. De Micheli, “Analysis of power consumption on switch fabrics in network routers” in Proc. Design Automation Conf., Jun. 2002, pp. 524-529 [26] AMBA bus specification, http://www.arm.com/ [27] C.M Fiduccia and R.M Mattheyses. “A Linear-Time Heuristic for Imporving Network Partitions, ” In Proceedings of DAC, 1982. [28] A. Jalabert, S. Murali, L. Benini, and G. De-Micheli. “xpipesCompiler: A tool for instantiating application specific Networks on Chip,” In DATE, 2004. [29] P. T. Wolkotte, G. J. Smit, and J. E. Becker, “Energy-efficient noc for best-effort communication,” in Proceedings of the 15th International Conference on Field Programmable Logic and Applications 2005 (FPL 2005), Tampere, Finland, August 24-28 2005. [30] K. Banerjee and A. Mehrotra, “A power-optimal repeater insertion methodology for global interconnects in nanometer designs,” IEEE Transactions on Electron Devices, vol. 49, no. 11, pp. 2001-2007, November 2002. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/28486 | - |
dc.description.abstract | 隨著系統晶片(System-on-Chip)的發展,越來越多的功能源件被整合在單一晶片中。傳統上,這些元件的資料主要藉由匯流排互相傳遞。然而,當單一系統晶片上的元件個數增加到一定數量時,匯流排系統也將相對變得複雜。這些錯綜複雜的匯流排所造成的影響是大量的功率消耗、傳遞延遲的增加以及訊號同步的困難度上升。晶片網路(Network-on-Chip)是近幾年被提出來解決匯流排問題的通訊架構,在此架構下,各元件之間的資料傳遞將以類似網路的方式進行。儘管有許多晶片網路設計方法一再被提出,而且這些方法也大幅地改善了傳統匯流排所面臨到的問題,然而,一些新的問題也相對地產生。舉例來說,服務品質(QoS)、頻寬最佳化、交換器(switch)設計、網路介面(NI)設計等都是晶片網路所需注意的設計重點。在這篇論文中,我們提出了新的智慧型低功率晶片通訊架構,以解決目前晶片內部資料傳遞所遇到的問題。主要的研究議題有二:一是提出一個結合匯流排及低功率網路架構;二是提出如何在節省功率的前提下將矽智財(Intellectual property)配置於此架構中。 | zh_TW |
dc.description.abstract | With the advance of the semiconductor technology, a huge number of transistors available on a single chip allows designers to integrate tens of intellectual property (IP) blocks together with large amounts of embedded memory. In tradition, data was transferred with bus based on shared medium architectures. However, the bus based on shared medium architectures will not be suitable as they will have to be implemented as hierarchical structures extending to multiple levels. SoC would face the problems like the huge power consumption caused by the complicated bus, the high signal propagation delays which would make synchronous bus based global communication difficult, and also the noise due to the increased RLC effects in deep sub-micro technologies. The NoC (Network-on-Chip) architecture was recently proposed to overcome limitations of the bus architecture. A NoC is an intra-chip communication infrastructure and usually composed by a set of routers inter-connected by point to point communication channels. Even many methods designing the NoC have been proposed which overcome many problems of the SoC, however, there are some new problems emerging. For examples, Quality of Service (QoS), bandwidth optimization, switch design, and Network Interface (NI) design are the points we need to focus on as we design NoC. In this thesis, we discuss two issues, the first one is that we propose a new intelligent architecture combining the SoC and the NoC these two architectures together, and another one is that we propose a solution to the problem of mapping applications onto our architecture while considering execution time and energy consumption. | en |
dc.description.provenance | Made available in DSpace on 2021-06-13T00:09:41Z (GMT). No. of bitstreams: 1 ntu-96-R94922091-1.pdf: 2390842 bytes, checksum: 4c9164fb1a42ad5a5f1e6d29a7aec168 (MD5) Previous issue date: 2007 | en |
dc.description.tableofcontents | Chapter 1 1
Introduction 1 1.1 Low Power Requirement 1 1.2 Source of Power Consumption in CMOS Cirtuits 2 1.3 System-on-Chip (SoC) 2 1.4 Network-on-Chip (NoC) 3 1.5 Thesis organization 5 Chapter 2 6 Background and Related Work 6 2.1 NoC topology 6 2.2 NoC routing algorithm 12 2.3 Related work 15 Chapter 3 16 Platform Description and Problem definition 16 3.1 Platform description 16 3.1.1 Architecture proposed 16 3.1.2 Energy Model 21 3.1.3 Latency Model 24 3.1.4 Problem definition 25 Chapter 4 28 Proposed method 28 4.1 Procedure of the design 28 4.2 System partition 29 4.3 Mapping 32 4.3.1 Reweighting 32 4.3.2 Add additional nodes 33 4.3.3 Core mapping 33 Chapter 5 39 Experimental results 39 5.1 Experimental results 39 Chapter 6 46 Conclustion 46 Bibliography 48 | |
dc.language.iso | en | |
dc.title | 低功率混合式晶片網路矽智產配置 | zh_TW |
dc.title | Low Power Mapping of Cores onto Hybrid Noc Architectures | en |
dc.type | Thesis | |
dc.date.schoolyear | 95-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 顧孟愷(Mong-Kai Ku),張延任(Yen-Jen Chang),張孟洲(Meng-Chou Chang) | |
dc.subject.keyword | 晶片網路,矽智財配置,低功率, | zh_TW |
dc.subject.keyword | Network-on-Chip,Mesh topology:Core mapping,Low power, | en |
dc.relation.page | 50 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2007-07-30 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 資訊工程學研究所 | zh_TW |
顯示於系所單位: | 資訊工程學系 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-96-1.pdf 目前未授權公開取用 | 2.33 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。