請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/24540
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 吳安宇 | |
dc.contributor.author | Yi-Chiuan Wang | en |
dc.contributor.author | 王奕權 | zh_TW |
dc.date.accessioned | 2021-06-08T05:30:07Z | - |
dc.date.copyright | 2005-07-26 | |
dc.date.issued | 2005 | |
dc.date.submitted | 2005-07-04 | |
dc.identifier.citation | [1]Peter B. Kenington, High Linearity RF Amplifier Design, Artech House Publishers, Oct. 2000.
[2]A. Saleh, “Frequency-Independent and Frequency-Dependent Nonlinear Models of TWT Amplifiers,” IEEE Trans. Communications, vol. 29, Issue 11, pp. 1715 – 1720, Nov. 1981. [3]Xuejun Zhang, Lawrence E. Larson, and Peter M. Asbeck, Design of linear RF Outphasing power amplifiers, Artech House Publishers, March. 2003. [4]L. R. Kahn, “Single-sideband transmission by envelope elimination & restoration,” in Proc. IRE, July 1952, pp. 803–806. [5]D. Rudolph, “Out-of-band emissions of digital transmissions using Kahn EER technique,” IEEE Trans. Microwave Theory and Techniques, vol. 50, pp. 1979-1983. Aug. 2002. [6]P. Nagle, P. Burton, E. Heaney, and F. McGrath, “A wide-band linear amplitude modulator for polar transmitters based on the concept of interleaving delta modulation,” IEEE J. Solid-State Circuits, vol. 37, pp. 1748-1756, Dec. 2002. [7]A. Diet, C. Berland, M. Villegas, and G. Baudoin, “EER architecture specifications for OFDM transmitter using a class E amplifier,” IEEE Microwave and Wireless Components Letters, Vol. 14, Issue: 8, Aug. 2004. [8]Lars Sundström,“Digital RF Power Amplifier Linearisers, Analysis and Design,” Ph.D. dissertation, Univ. Lund, Sweden, 1995. [9]Behzad Razavi, RF microelectronics , Prentice Hall, 1998 [10]Frederick. H. Raab, Peter Asbeck, Steve Cripps et-al., “RF and Microwave power amplifier and technologies,” 2003. [11]J. Volder, “The CORDIC Trigonometric Computing Technique,” IRE Trans. Electronic Computing Conf., vol. EC-8, pp. 330-334, Sept. 1959. [12]J.S. Walther, “A unified algorithm for elementary functions,” in Proc. Spring joint Computer Conf., 1971, pp.379-385. [13]Y.H. Hu, “CORDIC-based VLSI architectures for digital signal processing,” IEEE Signal Processing Magazine, Vol. 9, pp. 16-35, July. 1992. [14]Keshab Parhi and Takao Nishitani, Digital Signal Processing for Multimedia Systems, Marcel Dekker ,1999 [15]W. Gerhard and R.H. Knoechel, “LINC digital component separator for single and multicarrier W-CDMA signals,” IEEE Trans. Microwave Theory and Techniques, Vol. 53, Issue: 1 , pp. 274–282, Jan. 2005. [16]S. Hamedi-Hagh and C.A.T. Salama,”CMOS Wireless Phase-Shifted Transmitter,” IEEE Journal of Solid-State Circuits, Vol. 39, Issue:8, pp. 1241–1252, Aug. 2004. [17]Universal Mobile Telecommunications System (UMTS) User Equipment (UE) radio transmission and reception (TDD) (3GPP TS 25.102 version 6.0.0 Release 6). [18]Universal Mobile Telecommunications System (UMTS) User Equipment (UE) radio transmission and reception (FDD), ETSI TS 125 101 V5.11.0, 2004. [19]Behrooz Parhami, Computer Arithmetic Algorithms and Hardware Designs, Oxford University Press, 1999. [20]K. Maharatna, A. Troya, and S. Banerjee, “Virtually scaling-free adaptive CORDIC rotator,” in Proc. IEE Computers and Digital Techniques, vol. 151 , Issue: 6, Nov. 2004 ,pp. 448–456. [21]Zhi-Xiu Lin and An-Yeu Wu, “Mixed-scaling-rotation CORDIC (MSR-CORDIC) algorithm and architecture for scaling-free high-performance rotational operations,” in Proc. IEEE Int. Conf. Acoustics, Speech, and Signal Processing, vol. 2, 2003, pp. II-653-6. [22]K. Maharatna, A. Troya, and M. Krstic, ”A CORDIC like processor for computation of arctangent and absolute magnitude of a vector,” in Proc. IEEE Int. Symp. Circuits and Systems, vol. 2 , May. 2004, pp. II-713-716. [23]Leah Keshet, course notes of online differential calculus course, chapter 11, British Columbia Univ. [24]E. Antelo, T. Lang, and J.D. Bruguera,“Very-high radix circular CORDIC: vectoring and unified rotation/vectoring,” IEEE Trans. Computers, vol. 49 , Issue: 7 , pp. 727–739, July. 2000. [25]M.W. Kharrat, M. Loulou, and N. Masmoudi, “A new method to implement CORDIC algorithm,” in Proc. IEEE Int. Conf. Electronics, Circuits and Systems, vol. 2, Sept. 2001, pp. 715–718. [26]B. Gisuthan and T. Srikanthan, “Flat CORDIC: a unified architecture for high-speed generation of trigonometric and hyperbolic functions” in Proc. IEEE Symp. Circuits and Systems, vol. 3, Aug. 2000, pp. 1414-1417. [27]Singh Abhishek, D.S. Phatak, T. Goff, M. Riggs, and J. Plusquellic, “Comparison of branching CORDIC implementations,” in Proc. IEEE International Conference on Application-Specific Systems, Architectures, and Processors, 2003, pp. 215-225. [28]P.R. Rao and I. Chakrabarti, ”High-performance compensation technique for the radix-4 CORDIC algorithm,” in Proc. IEE Computers and Digital Techniques, vol. 149, Sept. 2002, pp. 219-228. [29]S. Ravichandran and V. Asari, ”Pre-computation of rotation bits in unidirectional CORDIC for trigonometric and hyperbolic computations,” in Proc. IEEE Computer Society Annual Symp. VLSI, Feb. 2003, pp. 215–216. [30]H. Dawid and H. Meyr,“The differential CORDIC algorithm: Constant scale factor redundant implementation without correcting iterations,” IEEE Trans. Computers, vol. 45 , Issue: 3 , pp. 307–318, 1996. [31]C. Y. Chen and W. C. Liu, “An architecture for CORDIC algorithm realization without ROM lookup tables,”in Proc. 2003 IEEE Int. Symp. Circuit Syst., May 2003, pp. 544-547. [32]S. Vadlamani and W. Mahmoud, “Comparison of CORDIC algorithm implementations on FPGA families,” in Proc. Symp. System Theory, March 2002, pp. 192– 196. [33]Ray Andraka, “A survey of CORDIC algorithms for FPGA based computers,” in Proc. the ACM/SIGDA sixth international symp. FPGA, March 1998. [34]C. Mazenc, X. Merrheim, and J.-M. Muller, “Computing functions cos-1 and sin-1 using CORDIC,” IEEE Trans. Computers, vol. 42, Issue: 1, pp. 118– 122, Jan. 1993. [35]T. Lang and E. Antelo,“CORDIC-based computation of ArcCos and ArcSin,” in Proc. IEEE Int. Conf. Application-Specific Systems, Architectures and Processors, 1997, pp. 132–143. [36]J.M.P. Langlois and D. Al-Khalili, “Piecewise continuous linear interpolation of the sine function for Direct Digital Frequency Synthesis,” in Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symp, June. 2003, pp. 579–582. [37]D. DeCaro and A.G.M. Strollo,”High-Performance Direct Digital Frequency Synthesizers Using Piecewise-Polynomial Approximation,” IEEE Trans. Circuits and Systems I, vol. 52, Issue 2, pp. 324–337, Feb. 2005. [38]M. Flickner, J. Hafner, E.J. Rodriguez, and J.L.C. Sanz, “Fast least-squares curve fitting using quasi-orthogonal splines,” in Proc. IEEE Int. Image, vol. 1, Nov. 1994, pp. 686-690. [39]J. Tierney, C. M. Rader, and B. Gold, “A digital Frequency Synthesizer,” IEEE Trans. Audio Electroacoust., vol. AU-19, no. 1, pp. 48-57, Mar. 1971. [40]J. Vankka, “Methods of mapping from phase to sine amplitude in direct digital synthesis,” IEEE Trans. Ferroelectrics and Frequency Control, vol. 44, pp. 526-534, Mar. 1997. [41]V. F. Kroupa, “Spectral purity of direct digital frequency synthesizers,” in Proc. 44th Annual Symp. Frequency Control, May 1990, pp. 498-510. [42]A. Ashrafi, R. Adhami, L. Joiner, and P. Kaveh, ”Arbitrary waveform DDFS utilizing Chebyshev polynomials interpolation,” IEEE Trans. Circuits and Systems I, vol. 51, Issue 8, pp. 1468–1475, Aug. 2004 . [43]Hung Yang Ko, “Digital signal processing Engine for Wireless Polar transmitter systems,” National Taiwan Univ., 2004. [44]J. Vankka, “Digital frequency synthesizer/modulator for continuous-phase modulations with slow frequency hopping,” IEEE Trans. Vehicular Technology, vol. 46, pp. 933-940, Nov. 1997. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/24540 | - |
dc.description.abstract | 在現今無線通訊系統中,系統的功率消耗是很重要的設計考量。而發射端的功率放大器之功率消耗占系統整體功率消耗的很大一部分。由於功率放大器的非線性特性,設計一個具有高線性度及高功率效率的發射機成為很大的挑戰。功率放大器的線性化技術可以改善發射機的線性度及效率。在眾多線性化的方法之中,LINC技術能夠讓系統採用高效率的非線性功率放大器來進行線性放大,因而大幅提升了發射機的線性度及效率。高頻寬的特性更使得此技術適合應用於3G的寬頻系統之中。
在本論文中,提出了兩種新的LINC系統架構以及適用於其中的數位信號處理引擎。其中包括三個關鍵模組:座標轉換器、反三角函數計算器,以及數位式相位調變器。我們的設計規格是依據WCDMA的發射機規範。在此規範之下,我們提出了新的演算法及電路架構,能夠有效地降低數位信號處理引擎所需的硬體成本。 為了對此數位信號引擎進行驗證,我們使用ADS進行了混合數位類比信號的系統模擬。我們亦使用Verilog來實現我們提出的數位信號處理引擎,以聯電0.18um製程進行電路合成所得面積為0.155mm2,最大時脈可達117MHz。此外,我們並使用FPGA來進行驗證,於示波器與頻譜分析儀上量測輸出結果。經由各方面的模擬與量測,證實我們的設計能夠正確地運作,並符合WCDMA的規範。 | zh_TW |
dc.description.abstract | The power amplifier (PA) is a very power-hungry device in a modern wireless communication system. Designing a high-linearity and high-power efficiency wireless transmitter is a big challenge because of nonlinear characteristic of the power amplifier. Linearization techniques of power amplifier can be used in the transmitter to improve the linearity and power efficiency of the system.
LINC technique is one of PA linearization methods. By using LINC transmitter architecture, nonlinear power amplifier with high power efficiency can be used to linearly amplify the input signal in a transmitter system, and very high linearity and power efficiency can be achieved. Besides, LINC architecture can offer high bandwidth and this technique is very suitable for 3G applications. We propose two novel LINC system architectures and their corresponding Digital Signal Processing engines. There are three key modules in the DSP engine: rectangular to polar converter, inverse trigonometric computation module, and digital phase modulator. We design our DSP engine under specification of WCDMA transmitter. New algorithm and hardware architecture is proposed which can reduce the hardware cost efficiently. In order to verify our DSP engine in the LINC system, we use the tool Advance Design System to perform mixed-mode system simulation. The DSP engine is also implemented by Verilog. From result of synthesis, the area of the DSP engine is 0.155mm2 and the maximum clock frequency is 117MHz. Besides, we use FPGA to verify our design and observe the output signals on the oscilloscope and spectrum analyzer. From the simulation and measurement, we confirm that our DSP engine can work correctly and meet the transmitter specification of WCDMA. | en |
dc.description.provenance | Made available in DSpace on 2021-06-08T05:30:07Z (GMT). No. of bitstreams: 1 ntu-94-R92943029-1.pdf: 13742518 bytes, checksum: e529d9bfc615c3c57297bf4854afb8d4 (MD5) Previous issue date: 2005 | en |
dc.description.tableofcontents | Chapter 1 Introduction 1
1.1 Motivation 1 1.2 Characteristic of Power amplifier 2 1.2.1 Behavior of an ideal linear PA 2 1.2.2 Square law and third order characteristic of PA 3 1.2.3 Saleh model 4 1.2.4 Varying envelope and constant envelope input signals 6 1.3 Methods of Power amplifier linearization 7 1.3.1 Feed back architecture 7 1.3.2 Feed forward architecture 8 1.3.3 Pre-distortion architecture 9 1.3.4 Polar architecture 10 1.3.5 Linear amplification with nonlinear components (LINC) 13 1.4 Thesis Goal 18 1.5 Thesis organization 19 Chapter 2 LINC transmitter system overview 20 2.1 LINC overview 20 2.2 Review of the system architectures of LINC transmitter 23 2.2.1 Conventional analog LINC architecture 23 2.2.2 In phase / quardrature method architecture 25 2.2.3 Digital IF with image rejection 26 2.3 Proposed LINC transmitter architecture 27 2.3.1 Phase modulation method with sigma delta phase modulator 27 2.3.2 Phase modulation method with digital phase modulator 27 Chapter 3 Rectangular to polar converter 29 3.1 Review of basic CORDIC algorithm 29 3.1.1 CORDIC with Rotation mode 29 3.1.2 CORDIC with Vectoring mode 30 3.2 Review of CORDIC architectures 32 3.2.1 Iterative v.s. pipelined architecture 32 3.2.2 Review of existing CORDIC techniques 34 3.3 Design of Rectangular to polar converter architecture 38 3.3.1 Hardware combining 38 3.3.2 Reduce complexity radix-2 pipelined CORDIC 39 3.3.3 Comparison 43 3.3.4 Summary: features of the proposed new CORDIC architecture 44 Chapter 4 Inverse trigonometric computation module 45 4.1 Characteristic of inverse trigonometric functions 45 4.2 Review of inverse trigonometric computation algorithms 48 4.3 Design of Inverse trigonometric computation module 51 4.3.1 Piecewise polynomial approximation algorithm 51 4.3.2 Error metrics of the approximation 53 4.3.3 Approximation algorithms 53 4.3.4 Proposed inverse cosine module architecture 56 4.3.5 Comparison and summary 59 Chapter 5 Digital phase modulator 60 5.1 Review of DDFS Theorem 60 5.2 Symmetric property of Sine and cosine 62 5.3 Noise analysis 63 5.4 Design of digital phase modulator 65 Chapter 6 LINC system simulations and verifications 69 6.1 System specification of WCDMA transmitter 69 6.1.1 Error Vector magnitude (EVM) 69 6.1.2 Spectrum emission mask 70 6.2 Design considerations of LINC transmitter 71 6.2.1 Frequency Plan 71 6.2.2 Up Sampling rate and system clock frequency 72 6.2.3 Selection of parameter Vo 73 6.3 System simulation results of LINC transmitter 75 6.3.1 Signal property of the LINC system 75 6.3.2 Estimation of Bandwidth 77 6.3.3 Delay and gain mismatch tolerance 80 6.3.4 Final mixed-mode simulation of the LINC system 82 6.4 Implementation and measurement results 84 Chapter 7 Conclusions 91 References 92 | |
dc.language.iso | en | |
dc.title | 適用於LINC無線發射器系統之數位信號處理引擎 | zh_TW |
dc.title | Digital Signal Processing Engine for LINC Wireless Transmitter System | en |
dc.type | Thesis | |
dc.date.schoolyear | 93-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 王晉良,陳紹基,吳文榕,鄒慶鍇 | |
dc.subject.keyword | 功率放大器,線性化,座標旋轉器,反三角函數,數位頻率合成器, | zh_TW |
dc.subject.keyword | power amplifier,linearization,CORDIC,inverse trigonometric,DDFS,LINC, | en |
dc.relation.page | 96 | |
dc.rights.note | 未授權 | |
dc.date.accepted | 2005-07-05 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-94-1.pdf 目前未授權公開取用 | 13.42 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。