請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/18762
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 劉致為 | |
dc.contributor.author | Yu-Sheng Chen | en |
dc.contributor.author | 陳鈺升 | zh_TW |
dc.date.accessioned | 2021-06-08T01:24:24Z | - |
dc.date.copyright | 2014-09-03 | |
dc.date.issued | 2014 | |
dc.date.submitted | 2014-08-01 | |
dc.identifier.citation | [1] Kahng, Dawon, and M. M. Atalla. 'Silicon-silicon dioxide field induced surface devices.' IRE Solid-State Device Research Conference. 1960.
[2] Moore, Gordon E. 'Cramming more components onto integrated circuits.' (1965). [3] Peng, C-Y., et al. 'Hole mobility enhancement of Si 0.2 Ge 0.8 quantum well channel on Si.' Applied physics letters 90.1 (2007): 012114-012114. [4] Lee, Minjoo L., and Eugene A. Fitzgerald. 'Optimized strained Si/strained Ge dual-channel heterostructures for high mobility P-and N-MOSFETs.' Electron Devices Meeting, 2003. IEDM'03 Technical Digest. IEEE International. IEEE, 2003. [5] Nayfeh, Ammar, et al. 'Fabrication of high-quality p-MOSFET in Ge grown heteroepitaxially on Si.' Electron Device Letters, IEEE 26.5 (2005): 311-313. [6] Hall, Edwin H. 'On a new action of the magnet on electric currents.' American Journal of Mathematics 2.3 (1879): 287-292. [7] Van der Pauw, L. J. 'A method of measuring the resistivity and Hall coefficient on lamellae of arbitrary shape.' Philips technical review 20.8 (1958): 220-224. [8] Debye, P. P., and T. Kohane. 'Hall mobility of electrons and holes in silicon.'Physical Review 94.3 (1954): 724. [9] Cuttriss, D. B. 'Relation between surface concentration and average conductivity in diffused layers in germanium.' Bell System Technical Journal 40.2 (1961): 509-521. [10] Sze, Simon M., and Kwok K. Ng. Physics of semiconductor devices. John Wiley & Sons, 2006. [11] Long, Donald. 'Scattering of conduction electrons by lattice vibrations in silicon.' Physical Review 120.6 (1960): 2024. [12] Long, Donald, and John Myers. 'Ionized-Impurity Scattering Mobility of Electrons in Silicon.' Physical Review 115.5 (1959): 1107. [13] Morin, F. J. 'Lattice-scattering mobility in germanium.' Physical Review 93.1 (1954): 62. [14] Prince, M. B. 'Drift mobilities in semiconductors. II. Silicon.' Physical Review93.6 (1954): 1204. [15] Prince, M. B. 'Drift mobilities in semiconductors. I. Germanium.' Physical Review 92.3 (1953): 681. [16] Thurber, W. Robert. The relationship between resistivity and dopant density for phosphorus-and boron-doped silicon. Vol. 400. No. 64. US Department of Commerce, National Bureau of Standards, 1981. [17] Morin, F. J., and J. P. Maita. 'Electrical properties of silicon containing arsenic and boron.' Physical Review 96.1 (1954): 28. [18] Wolfstirn, Katherine B. 'Hole and electron mobilities in doped silicon from radiochemical and conductivity measurements.' Journal of Physics and Chemistry of Solids 16.3 (1960): 279-284. [19] Norton, P., T. Braggins, and H. Levinstein. 'Impurity and lattice scattering parameters as determined from Hall and mobility analysis in n-type silicon.'Physical Review B 8.12 (1973): 5632. [20] Schroder, D. K., T. T. Braggins, and H. M. Hobgood. 'The doping concentrations of indium‐doped silicon measured by Hall, C‐V, and junction‐breakdown techniques.' Journal of Applied Physics 49.10 (1978): 5256-5259. [21] Lin, J. F., et al. 'Theoretical analysis of hall factor and hall mobility in< i> p</i>-type silicon.' Solid-State Electronics 24.9 (1981): 827-833. [22] Morin, F. J. 'Lattice-scattering mobility in germanium.' Physical Review 93.1 (1954): 62. [23] Zhang, Rui, et al. 'High-Mobility Ge pMOSFET With 1-nm EOT Gate Stack Fabricated by Plasma Post Oxidation.' Electron Devices, IEEE Transactions on 59.2 (2012): 335-341. [24] Caymax, Matty, et al. 'Germanium for advanced CMOS anno 2009: A SWOT analysis.' Electron Devices Meeting (IEDM), 2009 IEEE International. IEEE, 2009. [25] Jaeger, De. 'Record ION/IOFF performance for 65nm Ge pMOSFET and novel Si passivation scheme for improved EOT scalability.' 2008 IEEE International Electron Devices Meeting. 2008. [26] Nakakita, Yosuke, et al. 'Interface-Controlled Self-Align Source/Drain Ge p-Channel Metal--Oxide--Semiconductor Field-Effect Transistors Fabricated Using Thermally Oxidized GeO2 Interfacial Layers.' Japanese Journal of Applied Physics 50.1 (2011): 0109. [27] Toriumi, Akira, et al. 'Opportunities and challenges for Ge CMOS–Control of interfacing field on Ge is a key.' Microelectronic Engineering 86.7 (2009): 1571-1576. [28] Yu, D. S., et al. 'Fully silicided NiSi: Hf-LaAlO 3/SG-GOI n-MOSFETs with high electron mobility.' Electron Device Letters, IEEE 25.8 (2004): 559-561. [29] Gusev, E. P., et al. 'Microstructure and thermal stability of HfO2 gate dielectric deposited on Ge (100).' Applied physics letters 85.12 (2004): 2334-2336. [30] Chui, Chi On, et al. 'Germanium MOS capacitors incorporating ultrathin high-n gate dielectric.' IEEE Electron Device Letters 23.8 (2002): 473-475. [31] Chui, Chi On, et al. 'A sub-400/spl deg/C germanium MOSFET technology with high-/spl kappa/dielectric and metal gate.' Electron Devices Meeting, 2002. IEDM'02. International. IEEE, 2002. [32] Maeda, Tatsuro, et al. 'Role of germanium nitride interfacial layers in HfO 2/germanium nitride/germanium metal-insulator-semiconductor structures.'Applied physics letters 90.7 (2007): 072911-072911. [33] Chui, Chi On, Fumitoshi Ito, and Krishna C. Saraswat. 'Nanoscale germanium MOS dielectrics-part I: Germanium oxynitrides.' Electron Devices, IEEE Transactions on 53.7 (2006): 1501-1508. [34] Oshima, Yasuhiro, et al. 'Hafnium oxide/germanium oxynitride gate stacks on germanium: Capacitance scaling and interface state density.' Applied Physics Letters 94.18 (2009): 183102-183102. [35] Kim, Hyoungsub, et al. 'Interfacial characteristics of HfO 2 grown on nitrided Ge (100) substrates by atomic-layer deposition.' Applied physics letters85.14 (2004): 2902-2904. [36] Chui, Chi On, et al. 'Atomic layer deposition of high-κ dielectric for germanium MOS applications-substrate.' Electron Device Letters, IEEE 25.5 (2004): 274-276. [37] Sugawara, Takuya, Raghavasimhan Sreenivasan, and Paul C. McIntyre. 'Mechanism of germanium plasma nitridation.' Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures 24.5 (2006): 2442-2448. [38] Taoka, Noriyuki, et al. 'Effects of Si passivation on Ge metal-insulator-semiconductor interface properties and inversion-layer hole mobility.' Applied Physics Letters 92.11 (2008): 113511. [39] Martens, Koen, et al. 'On the correct extraction of interface trap density of MOS devices with high-mobility semiconductor substrates.' Electron Devices, IEEE Transactions on 55.2 (2008): 547-556. [40] Caymax, Matty, et al. 'The influence of the epitaxial growth process parameters on layer characteristics and device performance in Si-passivated Ge pMOSFETs.' Journal of The Electrochemical Society 156.12 (2009): H979-H985. [41] Cheng, Chao-Ching, et al. 'Characteristics of atomic-layer-deposited Al2O3 high-k dielectric films grown on Ge substrates.' Journal of The Electrochemical Society 155.10 (2008): G203-G208. [42] Dimoulas, A., et al. 'The role of La surface chemistry in the passivation of Ge.' Applied Physics Letters 96.1 (2010): 012902-012902. [43] Li, C. X., and P. T. Lai. 'Wide-bandgap high-k Y 2 O 3 as passivating interlayer for enhancing the electrical properties and high-field reliability of n-Ge metal-oxide-semiconductor capacitors with high-k HfTiO gate dielectric.'Applied Physics Letters 95.2 (2009): 022910-022910. [44] Delabie, Annelies, et al. 'Effective electrical passivation of Ge (100) for high-k gate dielectric layers using germanium oxide.' Applied Physics Letters 91.8 (2007): 082904-082904. [45] Kobayashi, Masaharu, et al. 'Radical oxidation of germanium for interface gate dielectric GeO2 formation in metal-insulator-semiconductor gate stack.'Journal of Applied Physics 106.10 (2009): 104117. [46] Lee, Choong Hyun, et al. 'Ge/GeO2 Interface Control with High Pressure Oxidation for Improving Electrical Characteristics.' ECS Transactions 19.1 (2009): 165-173. [47] Kuzum, Duygu, et al. 'Ge-interface engineering with ozone oxidation for low interface-state density.' Electron Device Letters, IEEE 29.4 (2008): 328-330. [48] Saito, Shoichiro, et al. 'First-principles study to obtain evidence of low interface defect density at Ge/GeO2 interfaces.' Applied Physics Letters 95.1 (2009): 011908. [49] Bethge, O., et al. 'Process temperature dependent high frequency capacitance-voltage response of ZrO 2/GeO 2/germanium capacitors.'Applied Physics Letters 96.5 (2010): 052902-052902. [50] Bellenger, Florence, et al. 'High FET Performance for a Future CMOS-Based Technology.' Electron Device Letters, IEEE 31.5 (2010): 402-404. [51] Chui, Chi On, et al. 'Germanium n-type shallow junction activation dependences.' Applied Physics Letters 87.9 (2005): 091909-091909. [52] Chui, Chi On, et al. 'Activation and diffusion studies of ion-implanted p and n dopants in germanium.' Applied physics letters 83.16 (2003): 3275-3277. [53] Spann, John Y., et al. 'Characterization of nickel germanide thin films for use as contacts to p-channel germanium MOSFETs.' Electron Device Letters, IEEE 26.3 (2005): 151-153. [54] Firrincieli, Andrea, et al. 'Study of ohmic contacts to n-type Ge: Snowplow and laser activation.' Applied Physics Letters 99.24 (2011): 242104. [55] Ikeda, Keiji, et al. 'Modulation of NiGe/Ge Schottky barrier height by sulfur segregation during Ni germanidation.' Applied physics letters 88.15 (2006): 152115-152115. [56] Zhang, Qingchun, et al. 'Formation and thermal stability of nickel germanide on germanium substrate.' Japanese journal of applied physics 44.10L (2005): L1389. [57] Hsu, Shih-Lu, et al. 'Study of thermal stability of nickel monogermanide on single-and polycrystalline germanium substrates.' Applied Physics Letters86.25 (2005): 251906. [58] Nemouchi, F., et al. 'A comparative study of nickel silicides and nickel germanides: Phase formation and kinetics.' Microelectronic engineering 83.11 (2006): 2101-2106. [59] Peng, Cheng-Yi, et al. 'Micro-Raman Studies on Nickel Germanides Formed on (110) Crystalline Ge.' ECS Transactions 16.10 (2008): 249-253. [60] Dellas, N. S., et al. 'Formation of nickel germanide contacts to Ge nanowires.'Applied Physics Letters 97.26 (2010): 263116. [61] Lu, Z. H. 'Air‐stable Cl‐terminated Ge (111).' Applied physics letters 68.4 (1996): 520-522. [62] Kamata, Yoshiki, et al. 'Improvement in CV characteristics of Ge metal-oxide semiconductor capacitor by H 2 O 2 incorporated HCl pretreatment.' Applied Physics Letters 92.6 (2008): 063512-063512. [63] Sun, Shiyu, et al. 'Surface termination and roughness of Ge (100) cleaned by HF and HCl solutions.' Applied physics letters 88.2 (2006): 021903. [64] Sasada, Takashi, et al. 'Surface orientation dependence of interface properties of GeO 2/Ge metal-oxide-semiconductor structures fabricated by thermal oxidation.' Journal of Applied Physics 106.7 (2009): 073716-073716. [65] Fu, Yen-Chun, et al. 'High mobility high on/off ratio CV dispersion-free Ge n-MOSFETs and their strain response.' Electron Devices Meeting (IEDM), 2010 IEEE International. IEEE, 2010. [66] Baldovino, Silvia, Alessandro Molle, and Marco Fanciulli. 'Influence of the oxidizing species on the Ge dangling bonds at the (100) Ge/GeO 2 interface.'Applied physics letters 96.22 (2010): 222110-222110. [67] Hosoi, Takuji, et al. 'Origin of flatband voltage shift and unusual minority carrier generation in thermally grown GeO 2/Ge metal-oxide-semiconductor devices.' Applied Physics Letters 94.20 (2009): 202112-202112. [68] Berglund, C. N. 'Surface states at steam-grown silicon-silicon dioxide interfaces.' Electron Devices, IEEE Transactions on 13.10 (1966): 701-705. [69] Terman, Lewis M. 'An investigation of surface states at a silicon/silicon oxide interface employing metal-oxide-silicon diodes.' Solid-State Electronics 5.5 (1962): 285-299. [70] Castagne, R., and A. Vapaille. 'Description of the SiO2-Si interface properties by means of very low frequency MOS capacitance measurements.' Surface Science 28.1 (1971): 157-193. [71] Brugler, J. Stephen, and Paul GA Jespers. 'Charge pumping in MOS devices.'Electron Devices, IEEE Transactions on 16.3 (1969): 297-302. [72] Nicollian, Edward H., John R. Brews, and Edward H. Nicollian. MOS (metal oxide semiconductor) physics and technology. Vol. 1987. New York et al.: Wiley, 1982. [73] Schroder, Dieter K. Semiconductor material and device characterization. John Wiley & Sons, 2006. [74] Yeo, Yee-Chia, Tsu-Jae King, and Chenming Hu. 'Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology.' Journal of applied physics 92.12 (2002): 7266-7271. [75] Dimoulas, A., et al. 'Fermi-level pinning and charge neutrality level in germanium.' Applied physics letters 89.25 (2006): 252110-252110. [76] Nishimura, Tomonori, Koji Kita, and Akira Toriumi. 'Evidence for strong Fermi-level pinning due to metal-induced gap states at metal/germanium interface.'Applied Physics Letters 91.12 (2007): 123123. [77] Kuzum, Duygu, et al. 'Characteristics of surface states and charge neutrality level in Ge.' Applied Physics Letters 95.25 (2009): 252101. [78] Peng, J. W., et al. 'CMOS compatible Ge/Si core/shell nanowire gate-all-around pMOSFET integrated with HfO 2/TaN gate stack.' Electron Devices Meeting (IEDM), 2009 IEEE International. IEEE, 2009. [79] Feng, Jia, et al. 'P-channel germanium FinFET based on rapid melt growth.'Electron Device Letters, IEEE 28.7 (2007): 637-639. [80] Rios, R., et al. 'Comparison of junctionless and conventional trigate transistors with down to 26 nm.' Electron Device Letters, IEEE 32.9 (2011): 1170-1172. [81] Lee, Chi-Woo, et al. 'Junctionless multigate field-effect transistor.' Applied Physics Letters 94.5 (2009): 053511. [82] Dimoulas, A., et al. 'Fermi-level pinning and charge neutrality level in germanium.' Applied physics letters 89.25 (2006): 252110-252110. [83] Nishimura, Tomonori, Koji Kita, and Akira Toriumi. 'Evidence for strong Fermi-level pinning due to metal-induced gap states at metal/germanium interface.' Applied Physics Letters 91.12 (2007): 123123. [84] Li, Zhiqiang, et al. 'Low Specific Contact Resistivity to n-Ge and Well-Behaved Ge n⁺/p Diode Achieved by Multiple Implantation and Multiple Annealing Technique.' (2013): 1-1. [85] Miyoshi, Hidenori, et al. 'Low nickel germanide contact resistances by carrier activation enhancement techniques for germanium CMOS application.'Japanese Journal of Applied Physics 53.4S (2014): 04EA05. [86] Yang, Bin, et al. 'Low-contact-resistivity nickel germanide contacts on n+ Ge with phosphorus/antimony co-doping and Schottky barrier height lowering.'Silicon-Germanium Technology and Device Meeting (ISTDM), 2012 International. IEEE, 2012. [87] Thareja, G., et al. 'High performance germanium n-MOSFET with antimony dopant activation beyond 1× 1020 cm− 3.' IEDM Tech. Dig (2010): 245-248. [88] Thareja, G., et al. 'Electrical Characteristics of Germanium Junctions Obtained Using Rapid Thermal Annealing of Coimplanted P and Sb.' Electron Device Letters, IEEE 32.5 (2011): 608-610. [89] Martens, Koen, et al. 'Record low contact resistivity to n-type Ge for CMOS and memory applications.' Electron Devices Meeting (IEDM), 2010 IEEE International. IEEE, 2010. [90] Firrincieli, Andrea, et al. 'Study of ohmic contacts to n-type Ge: Snowplow and laser activation.' Applied Physics Letters 99.24 (2011): 242104. [91] Firrincieli, A., et al. 'Study of the impact of doping concentration and Schottky barrier height on ohmic contacts to n-type germanium.' Microelectronic Engineering 106 (2013): 129-131. [92] Han, Dedong, et al. 'Studies of Ti-and Ni-germanide Schottky contacts on< i> n</i>-Ge (100) substrates.' Microelectronic engineering 82.2 (2005): 93-98. [93] Shayesteh, Maryam, et al. 'NiGe contacts and junction architectures for P and As doped germanium devices.' Electron Devices, IEEE Transactions on 58.11 (2011): 3801-3807. [94] Tong, Yi, et al. 'Selenium segregation for effective Schottky barrier height reduction in NiGe/n–Ge contacts.' Electron Device Letters, IEEE 33.6 (2012): 773-775. [95] Gallacher, K., et al. 'Ohmic contacts to n-type germanium with low specific contact resistivity.' Applied Physics Letters 100.2 (2012): 022113. [96] Iyota, Masatoshi, et al. 'Ohmic contact formation on n-type Ge by direct deposition of TiN.' Applied Physics Letters 98.19 (2011): 192108-192108. [97] Yamamoto, Keisuke, et al. 'Fabrication of TiN/Ge Contact with Extremely Low Electron Barrier Height.' Japanese Journal of Applied Physics 51.7R (2012): 070208. [98] Yu, A. Y. C. 'Electron tunneling and contact resistance of metal-silicon contact barriers.' Solid-State Electronics 13.2 (1970): 239-247. [99] Berger, H. H. 'Models for contacts to planar devices.' Solid-State Electronics15.2 (1972): 145-158. [100] Reeves, G. K., and H. B. Harrison. 'Obtaining the specific contact resistance from transmission line model measurements.' Electron Device Letters, IEEE3.5 (1982): 111-113. [101] Gupta, Shashank, et al. 'Contact resistivity reduction through interfacial layer doping in metal-interfacial layer-semiconductor contacts.' Journal of Applied Physics 113.23 (2013): 234505. [102] Lin, J-YJ, Arunanshu M. Roy, and Krishna C. Saraswat. 'Reduction in Specific Contact Resistivity to Ge Using Interfacial Layer.' Electron Device Letters, IEEE 33.11 (2012): 1541-1543. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/18762 | - |
dc.description.abstract | 隨著摩爾定律的規則,半導體工業持續地將元件微縮化。但傳統的矽金氧半場效電晶體技術已經逐漸達到其微縮的極限。為了要突破物理極限以維持著元件微縮的步調,必須要開發更高載子遷移率的新穎材料來取代傳統矽做為元件通道材料,因此近來鍺或是其它三五族的高載子遷移率材料受到相當的矚目,而其中又以擁有高電洞遷移率以及成熟的矽鍺技術的鍺被視為能在未來使用於22奈米製程節點以下來取代矽。然而,鍺材料仍然存在者許多難題需要克服,例如高介電係數材料的製程整合,參雜物的活化改善,表面鈍化的處理,以及適當的應變技術等等。
霍爾效應的重要性建立在它能準確地提供半導體內的載子濃度、遷移率以及電阻率。以它為基礎的范德堡法更是提供了一個簡單、方便、快速且低成本的實驗來幫助我們萃取出我們想要的參數。它被廣大地運用在半導體業界以及實驗研究室中。我們使用此一方法來量測與檢驗我們的樣品狀況,包括矽、鍺主體晶圓以及鍺的磊晶層薄膜。而這些樣品稍後會應用在其它章節之中來進一步做電晶體的製備與分析。然而,霍爾因子的存在使得霍爾效應量到的參數出現不可忽略的誤差,我們也會一併討論此現象。 本論文中,我們利用了高速熱氧化法來成長二氧化鍺做為鍺與高介電係數材料的介面層,接著使用了氧氣為基底的低溫原子層沉積來生長三氧化二鋁用來保護並增進二氧化鍺的品質,其效應可由鍺金氧半電容元件的電容特性量測得知。此外,我們用多種離子佈值增加參雜的濃度且用了高速熱退火來活化離子佈值,並使用鎳鍺化物來做為電極降低電阻效應而成功製做了高開關比例的二極體。在確立完良好的金屬接面技術以及閘極氧化層堆疊之後,我們實作並分析了p型鍺金氧半場效電晶體的結果。 先前的許多研究大都專注在平面式金氧半場效電晶體,但是近年來,越來越多新穎的想法與概念被應用在電晶體的三維結構上。我們利用磊晶技術將鍺薄膜層生長在絕緣層覆矽晶圓上,再使用反應式離子蝕刻,可以將鍺與矽之間的錯位蝕刻乾淨,進一步形成只有鍺的天橋通道,加上氧化層與閘極堆疊,便形成了環繞式閘極電晶體。我們實作並分析了實驗結果,預測它有著良好的閘極控制能力與比較不嚴重的短通道效應。 對於n型鍺來說,其金屬接面特性一直以來都是待解的問題。越來越多證據顯示出不同金屬的波函數都會被固定在靠近鍺價帶的地方,也因此很難形成完美的歐姆接觸。為了解決此現象,我們實作了不同的金屬接觸,設法找出特性接觸電阻率,進一步討論傳輸線模型的應用與結構修正,並研究蕭基能障高度對於接觸電阻率的重要性。我們預期此問題的解決將可快速地被整合進未來n型鍺電晶體的製程中。 | zh_TW |
dc.description.abstract | Recently, semiconductor industry has followed the path of scaling trend based on Moore’s law. But conventional bulk Si MOSFETs is approaching its fundamental scaling limits. To continually scale the device, high mobility materials have been comprehensively investigated as channel material for replacing Si, such as Ge or III-V material due to its high intrinsic carrier mobility. Ge has become a promising candidate for 22nm nodes beyond CMOS technology due to its compatibility of Si-based technology. However, there are several critical issues for Ge devices. The primary challenges to achieve high mobility Ge MOSFETs are the high-k integration process, the improvement of dopants activation, reduction of interface traps density, and proper strain configuration.
The importance of the Hall Effect is supported by the need to determine accurately carrier density, electrical resistivity, and the mobility of carriers in semiconductors. The Hall Effect and the following development of Van der Pauw method provides a relatively simple and convenient method owing to its simplicity, low cost, and fast turnaround time, it is an indispensable characterization technique in the semiconductor industry and in research laboratories. Nevertheless, the concept of Hall factor will influence the accuracy of the parameter by experiment. We will discuss the phenomena latter. In this thesis, rapid thermal oxidation (RTO) is used as the fast and effective Ge interface passivation. Al2O3 as high-k layer is deposited by atomic-layer-deposition (ALD) using molecular oxygen (O2) as oxidant at low temperature. The electrical characterizations by dispersion-free C-V curves of Ge MISCAPs are investigated. Moreover, high on/off ratio p+/n diodes were fabricated by two steps ion-implantation and rapid thermal annealing for activation. In addition, The NiGe contact is used to improve the contact resistance. After all, the good performance of p-MOSFET with NiGe contact will be demonstrated. Recently researches have shown more and more 3D novel structures to fabricate better performance of MOSFETs. Our goal is to utilize epitaxial Ge on SOI, trying to fabricate Gate-All-Around (GAA) p-MOSFETs. Using RIE to etching the dislocations near Ge/Si interface. We can construct a bridge-channel which can be encircled by gate stack, thus achieving GAA structure to enhance gate control and reduce short channel effect. The characteristic of GAA pFETs is also be demonstrated. Contacts to n-type Ge are always a problem to the semiconductor industry. More and more evidences show that strong Fermi-level pinning near the germanium valence band due to metal-induced gap states at metal/germanium interface. Our purpose is to test the probability of n-type Ge contacts and to find out the best solution as now. We will try to calculate the TLM model and the specific contact resistivity. Finally the Schottky barrier height is discussed here. | en |
dc.description.provenance | Made available in DSpace on 2021-06-08T01:24:24Z (GMT). No. of bitstreams: 1 ntu-103-R01943073-1.pdf: 2671453 bytes, checksum: 7e0f575a50c99c3fb408136cb271c183 (MD5) Previous issue date: 2014 | en |
dc.description.tableofcontents | 口試委員會審定書 #
Related Publication i 中文摘要 ii Abstract iv Contents vi List of Figures viii List of Tables xi Chapter 1 Introduction 1 1.1 Background and Motivation 1 1.2 Thesis Organization 4 Chapter 2 Hall Measurements 5 2.1 Introduction 5 2.2 Van der Pauw Method 7 2.3 Process and Experiment Results 10 2.4 Hall Factor 14 2.5 Summary 17 Chapter 3 Ge p-MOSFETs 18 3.1 Introduction 18 3.2 p+/n diodes 20 3.3 Gate stack engineering 25 3.4 Interface state densities (Dit) 28 3.5 Planar p-MOSFETs 32 3.6 Junctionless gate-all-around (GAA) pFETs 40 3.7 Summary 45 Chapter 4 Characterization of contact to n-type Ge 46 4.1 Introduction 46 4.2 n+/p diodes 48 4.3 Contacts to heavy doped n-type epitaxy Ge 50 4.4 Conventional TLM model 51 4.5 Contact length problem and excavated-TLM method 54 4.6 Schottky barrier height 62 4.7 Summary 65 Chapter 5 Summary and Future work 66 5.1 Summary 66 5.2 Future work 67 REFERENCE 68 | |
dc.language.iso | en | |
dc.title | p型鍺金氧半場效電晶體與n型鍺金屬接面特性分析 | zh_TW |
dc.title | Characterization of Ge pMOSFETs and Contact to N-type Ge | en |
dc.type | Thesis | |
dc.date.schoolyear | 102-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 李峻霣,張廖貴術 | |
dc.subject.keyword | 范德堡法,霍爾因子,鍺,金氧半場效電晶體,無接面,閘極環繞式電晶體,傳輸線模型,特性接觸電阻率,蕭基能障高度, | zh_TW |
dc.subject.keyword | Van der Pauw method,Hall factor,Germanium,MOSFET,Junctionless,GAA,Transmission Line Model,Specific Contact Resistivity,Schottky Barrier Height, | en |
dc.relation.page | 79 | |
dc.rights.note | 未授權 | |
dc.date.accepted | 2014-08-04 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-103-1.pdf 目前未授權公開取用 | 2.61 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。