Please use this identifier to cite or link to this item:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/17995
Title: | 使用SAB濾波器與內建資料加權平均之量化器之連續時間三角積分調變器 Design of a Continuous-Time Delta-Sigma Modulator with Single-Amplifier-Biquad (SAB) Filter and DWA-Embedded Quantizer |
Authors: | Wei-Hsiang Huang 黃偉翔 |
Advisor: | 林宗賢(Tsung-Hsien Lin) |
Keyword: | 連續時間三角積分調變器, Continuous-Time Delta-Sigma Modulator, |
Publication Year : | 2015 |
Degree: | 碩士 |
Abstract: | 本論文包含兩個作品。第一個作品是一個四階四位元連續時間型三角積分調變器,迴路濾波器的部分使用兩個單運算放大器濾波器來實現,因此四階誤差整形只需要兩個運算放大器及兩個數位類比轉換器。量化器的部分採用低延遲的快閃式架構,所提出的隨機跳躍資料加權平均可以解決量化器及回授數位類比轉換器中元件不匹配所產生的非線性問題。此三角積分調變器使用台積電90奈米互補式金氧半製程所實現,在使用320 MHz的取樣頻率在13 MHz的頻寬下可以得到68 dB的訊號雜訊比和72.3 dB的動態範圍,在1.2伏特的供應電源、回授數位類比轉換器採用1.6伏特時,只需要消耗5.1毫瓦的功率,且FoM為95 fJ/conv-step。
第二個作品是一個四階三位元連續時間型三角積分調變器,迴路濾波器的部分使用一個積分器與單運算放大器濾波器來實現。量化器的部分採用內建資料加權平均的壓控震盪器,由於迴路濾波器的高增益加上使用兩個單端的壓控震盪器來達到偽差動的效果,壓控震盪器的非線性便可以被消除。此外,兩組數位類比轉換器間的差異可以被隨機交換機制所消除。此三角積分調變器使用台積電90奈米互補式金氧半製程所實現,在使用MHz的取樣頻率在8 MHz的頻寬下可以得到67.5 dB的訊號雜訊比和73.1 dB的動態範圍,在1.2伏特的供應電源、回授數位類比轉換採用1.6伏特時,只需要消耗4.4毫瓦的功率,且FoM為142 fJ/conv-step。 Two works are included in this thesis. The first work is a 4th-order 4-bit CTDSM. With proposed SAB-based loop filter, 4th-order noise shaping is achieved with two local resonators while using only two op-amps and two DACs. A low-power interpolating flash quantizer with an embedded random-skipped incremental data weighted averaging (RS-IDWA) function is presented. The proposed RS-IDWA function addresses nonlinearity issues of the quantizer and feedback DACs. Fabricated in 90 nm CMOS, the proposed CTDSM achieves peak SNDR of 68 dB over 13 MHz signal bandwidth, while consuming 5.1 mW at 320 MHz sampling frequency, and scores an FoM of 95 fJ/conv.-step. The second work is a 4th-order 3 bit CTDSM consisting of SAB-based loop filter and VCO-based-quantizer. With the high gain of preceding 3rd-order loop filter and using two VCO-based quantizer in a pseudo-differential manner, nonlinearity in the transfer curve can be suppressed. Mismatch in two DAC segments are further linearized with proposed PRBS function. Fabricated in 90 nm CMOS, the proposed CTDSM achieves peak SNDR of 67.5 dB over 8 MHz signal bandwidth, while consuming 4.4 mW at 360 MHz sampling frequency, and scores an FoM of 142 fJ/conv.-step. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/17995 |
Fulltext Rights: | 未授權 |
Appears in Collections: | 電子工程學研究所 |
Files in This Item:
File | Size | Format | |
---|---|---|---|
ntu-104-1.pdf Restricted Access | 4.9 MB | Adobe PDF |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.