請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/16931
標題: | 使用時間模態三角積分調變器的電容式感測器介面電路 Time-mode Sigma-Delta Interface Circuit for Capacitive Sensors |
作者: | Tsung-Jung Yang 楊宗融 |
指導教授: | 呂良鴻 |
關鍵字: | 電容式感測器,介面電路,時間模態,三角積分調變器, capacitive sensors,interface circuit,time-mode,sigma-delta modulator, |
出版年 : | 2014 |
學位: | 碩士 |
摘要: | 此論文中闡述了電容式感測器介面電路的設計與實作。實作出來的電路於一般取樣頻率下能達到費法拉等級的解析度,能用在量測受到形變的感測器的電容值變化量。由於待測物電容值與輸出的數位碼呈線性的對應關係,在計算未知電容值時可以利用簡單的內插法得到。透過使用台積電標準0.18微米互補式金氧半導體製程,一共有兩個介面電路實作出來並且藉由量測得到功能的驗證。首先,我們先介紹時間模態來做為製程間可攜式的解決方法。三角積分調變器則用來達成高解析度以及輸入與輸出的線性關係。此電路為了避免使用傳統的類比組成區塊,因此只包含了充電泵及時間模態的三角積分調變器。接著,我們採用一個二位元的架構以及額外的省電技巧藉以達到與先前相同的解析度表現但同時間降低了一半的功耗。由於晶片的輸出形式為數位,因此資料可以很簡易的由邏輯分析儀進行蒐集,接著在電腦上利用MATLAB軟體進行後續處理。兩顆晶片的面積皆為0.68*0.68平方毫米。工作電壓操作在1.2伏特的情況下,晶片的功耗分別為817微瓦及360微瓦,有效位元數(ENOB)分別為8.8及9.07,而品質因數(FoM)分別為114.5皮焦耳和41.7皮焦耳。 This thesis illustrates the design and implementation of interface circuits for capacitive sensors. The interface circuits perform femto farad resolution at typical sampling rate, which is designed for measuring the change of capacitance under physical change. With linear corresponding relationship between capacitance and output digital code, the interpolation is available in capacitance calculation. By using a standard TSMC 0.18-μm CMOS process, there are two circuits implemented and the functions are verified in measurement results. Firstly, time-mode approach is introduced to provide a solution suitable for process migration. A sigma-delta modulator is employed to achieve high resolution and the relationship between input and output digital code is linear. The proposed sensor interface is simply composed of a charge pump and a time-mode sigma-delta modulator to reduce the need for traditional analog building blocks as much as possible. Secondly, the multi-bit architecture and additional power-saving techniques are applied to maintain overall performance while reducing the power consumption by half. With the digital output generated form the fabricated chip, the raw data can be easily collected with a logic analyzer and then processed directly with MATLAB on a computer. The chip areas are both 0.68*0.68 mm2. Operated at a 1.2-V supply voltage, the fabricated circuits consume average power of 817 μW and 360 μW and achieve an effective number of bits (ENOB) of 8.8 and 9.07 and figure-of-merit (FoM) of 114.5 pJ/step and 41.7 pJ/step, respectively. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/16931 |
全文授權: | 未授權 |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-103-1.pdf 目前未授權公開取用 | 2.02 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。