請用此 Handle URI 來引用此文件：
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/16882完整後設資料紀錄
| DC 欄位 | 值 | 語言 |
|---|---|---|
| dc.contributor.advisor | 劉深淵(Shen-Iuan Liu) | |
| dc.contributor.author | Kai-Hui Tseng | en |
| dc.contributor.author | 曾凱暉 | zh_TW |
| dc.date.accessioned | 2021-06-07T23:48:47Z | - |
| dc.date.copyright | 2014-03-21 | |
| dc.date.issued | 2014 | |
| dc.date.submitted | 2014-02-14 | |
| dc.identifier.citation | [1] R. B. Staszewski, J. Wallberg, S. Rezeq, C. M. Hung, O. Eliezer, S.Vemulapalli, C. Fernando, K. Maggio, R. Staszewski, N. Barton, M. C. Lee, P. Cruise, M. Entezari, K. Muhammad, and D. Leipold, “All-digital PLL and transmitter for mobile phones,” IEEE Journal of Solid-State Circuits, vol. 40, pp. 2469–2482, Dec. 2005.
[2] C. M. Hsu, M. Z. Straayer, and M. H. Perrot, “A low-noise wide-BW 3.6-GHz digital ΔΣ fractional-N frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation,” IEEE Journal of Solid-State Circuits, vol. 43, pp. 2776–2786, Dec. 2008. [3] N. Da Dalt, “Linearized analysis of a bang-bang digital PLL and its validity limits applied to jitter transfer and jitter generation,” IEEE Trans. on Circuits and Systems—I: Regular Papers, vol. 55, pp. 3663–3675, Dec. 2008. [4] M. Zanuso, D. Tasca, S. Levantino, A. Donadel, C. Samori, and A. L. Lacaita, “ Noise analysis and minimization in bang-bang digital PLLs”, IEEE Trans. on Circuits and Systems—II: Express Brief, vol. 56, pp.835–839, Nov. 2009. [5] C. F. Liang and K.J. Hsiao, “An injection-locked ring PLL with self-aligned injection window,” ISSCC Dig. Tech. Papers, pp. 90–91, Feb. 2011. [6] X. Gao, E. A. M. Klumperink, G. Socci, M. Bohsali, and B. Nauta, “A 2.2GHz sub-sampling PLL with 0.16ps rms Jitter and -125dBc/Hz In-band phase noise at 700μW loop-components power,” Symposium on VLSI Circuits Dig. Tech. Papers, pp. 139–140, June 2010. [7] J. Lee and H. Wang, “Study of sub-harmonically injection-locked PLLs,” IEEE Journal of Solid-State Circuits, vol. 44, pp. 1539–1553, May 2009. [8] I. T. Lee, K. H. Zeng, and S. I. Liu, “A 4.8GHz divider-less sub-harmonically injection-locked all-digital PLL with FOM of -252.5dB,” IEEE Trans. on Circuits and Systems—II: Express Brief, vol. 60, pp. 547–551, Sep. 2013. [9] Y. C. Huang and S. I. Liu, “A 2.4GHz sub-harmonically injection-locked PLL with self-calibrated injection timing,” ISSCC Dig. Tech. Papers, pp. 338–340, Feb. 2012. [10] I. T. Lee, Y. J. Chen, S. I.Liu, C. P. Jou, F. L. Hsueh, and H. H. Hsieh, “A divider-less sub-harmonically injection-locked PLL with self-adjusted injection timing,” ISSCC Dig. Tech. Papers, pp. 414–415, Feb. 2013. [11] S. Ye, L. Jansson, and I. Galton, “A multiple-crystal Interface PLL with VCO Realignment to Reduce Phase Noise,” IEEE Journal of Solid-State Circuits, vol. 37, pp. 1795–1803, Dec. 2002. [12] X. Gao, E. A. M. Klumperink, P. F. J. Geraedts, and B. Nauta, “Jitter analysis and a benchmarking figure-of-merit for phase-locked loops,” IEEE Trans. on Circuits and Systems—II: Express Brief, vol. 56, pp. 117–121, Feb. 2009. [13] B. M. Helal, M. Z. Straayer, G.-Y. Wei, and M. H. Perrott, “A highly digital MDLL-based clock multiplier that leverages a self-scrambling time-to-digital converter to achieve subpicosecond jitter performance,” IEEE Journal of Solid-State Circuits, vol. 43, pp. 855–863, Apr. 2008. [14] X. Gao, E. A. M. Klumperink, M. Bohsali, and B. Nauta, “Spur reduction techniques for phase-locked loops exploiting a sub-sampling phase detector,” IEEE Journal of Solid-State Circuits, vol. 45, pp. 1809–1821, Sep. 2010. [15] B. M. Helal, C.-M. Hsu, K. Johnson, and M. H. Perrott, “A low jitter programmable clock multiplier based on a pulse injection-locked oscillator with a highly-digital tuning loop,” IEEE Journal of Solid-State Circuits, vol. 44, pp. 1391–1400, May 2009. [16] V. Kratyuk, P. K. Hanumolu, U. Moon, and K. Mayaram, “A design procedure for all-digital phase-locked loops based on a charge-pump phase-locked-loop analogy,” IEEE Trans. on Circuits and Systems—II: Express Brief, vol. 54, pp. 247–251, Mar. 2007. [17] E. Temporiti, C. Weltin-Wu, D. Baldi, R. Tonietto, and F. Svelto, “A 3 GHz fractional all-digital PLL with a 1.8 MHz bandwidth implementing spur reduction techniques,” IEEE Journal of Solid-State Circuits, vol. 44, pp. 824–834, Mar. 2009. [18] R. B. Staszewski, S. Vemulapalli, P. Vallur, J. Wallberg and P. Balsara, “1.3 V 20 ps Time-to-Digital Converter for Frequency Synthesis in 90 nm CMOS,” IEEE Trans. on Circuits and Systems—II: Express Brief, vol. 53, pp. 824–834, Mar. 2006. [19] M. Lee, M. E. Heidari, and A. A. Abidi, “A low-noise wideband digital phase-locked loop based on a coarse-?ne time-to-digital converter with subpicosecond resolution,” IEEE Journal of Solid-State Circuits, vol. 44, pp. 2808–2816, Oct. 2009. [20] A. Shahani, D. Shaeffer, S. Mohan, H. Samavati, H. Rategh, M. del Mar Hershenson, M. Xu, C. Yue, D. Eddleman, M. Horowitz, and T. Lee, “Low-power dividerless frequency synthesis using aperture phase detection,” IEEE Journal of Solid-State Circuits, vol. 33, pp. 2232–2239, Dec. 1998. [21] X. Gao, E. A. M. Klumperink, M. Bohsali, and B. Nauta, “A low-noise sub-sampling PLL in which divider noise is eliminated and PD/CP noise is not multiplied by N2,” IEEE Journal of Solid-State Circuits, vol. 44, pp. 3253–3263, Dec. 2009. | |
| dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/16882 | - |
| dc.description.abstract | 這篇論文的主題主要分為二個部分，第一個部分提出一個具有自我校正注入點之無除頻器次諧波注入鎖定全數位鎖相迴路。採用次諧波注入鎖定技巧來壓抑全數位鎖相迴路的相位雜訊。此全數位鎖相迴路不使用耗功率的時間數位轉換器，而是使用砰砰相位偵測器來達成。為了達到低功耗，全數位鎖相迴路的除頻器和三角積分器可以自動的被關閉。此論文提出一種自我校正次諧波注入時機的機制，以達到良好的相位誤差，並分析次諧波注入鎖定相位雜訊與量測做比較。此全數位鎖相迴路使用40奈米製程製做。在電源1.1伏特下消耗的功率為3.07毫瓦。量測到的相位雜訊在1MHz之頻率偏移為–121.94 dBc/Hz。從頻率偏移1kHz積分到100MHz所得到的方均根抖動為109.4fs。計算的FOM指標為–254.35 dB。
第二部分提出一個頻率追鎖的方法，砰砰相位偵測器直採樣全數位鎖相迴路的輸出，而不用透過任何除頻器。無論在頻率追鎖或相位追鎖，全數位鎖相迴路皆使用砰砰相位偵測器來達成，而非傳統的時間數位轉換器，並使用自我校正注入點的技巧，全數位鎖相迴路在製程、電壓、溫度變異下皆能保持良好的相位雜訊。此全數位鎖相迴路使用40奈米製程製做。在電源1.1伏特下消耗的功率為3.04毫瓦。量測到的相位雜訊在1MHz之頻率偏移為–121.4 dBc/Hz。從頻率偏移1kHz積分到100MHz所得到的方均根抖動為109.6fs。計算的FOM指標為 –254.39 dB。 | zh_TW |
| dc.description.abstract | This thesis consists of two parts. A Divider-Less Sub-Harmonically Injection-Locked All-Digital PLL with Self-Adjusted Injection Timing is proposed in the first part. The sub-harmonically injection-locked technique is adopted to suppress ADPLL phase noise. This ADPLL works with BBPD instead of power-consuming time to digital converter. To lower the power, the dividers and the DSM of this ADPLL are automatically turned off. A self-adjust injection timing technique is proposed in this work to achieve good phase noise and analysis the sub-harmonically injection-locked phase noise model and compares with measurement. This ADPLL is fabricated in a 40nm CMOS technology. Its power consumption is 3.07mW for a supply voltage of 1.1 V. The measured phase noise is equal to –121.94 dBc/Hz at an offset frequency of 1MHz. The integrated rms jitter is 109.4 fs for the offset frequency from 1kHz to 100MHz. The calculated figure-of-merit is equal to –254.35 dB.
A frequency acquisition technique is proposed in the second part. The BBPD samples the output of the ADPLL directly without though any divider loop. This ADPLL uses only a simple bang-bang phase detector without time-to-digital converter when both frequency and phase locking. In addition, the self-adjust injection timing technique is utilized. The ADPLL keeps good phase noise against PVT variation. This ADPLL is fabricated in a 40nm CMOS technology. Its power consumption is 3.04mW for a supply voltage of 1.1 V. The measured phase noise is equal to –121.4 dBc/Hz at an offset frequency of 1MHz. The integrated rms jitter is 109.6 fs for the offset frequency from 1kHz to 100MHz. The calculated figure-of-merit is equal to –254.39 dB. | en |
| dc.description.provenance | Made available in DSpace on 2021-06-07T23:48:47Z (GMT). No. of bitstreams: 1 ntu-103-R00943048-1.pdf: 1704433 bytes, checksum: 95181d029a10f9dbee147448c00864ab (MD5) Previous issue date: 2014 | en |
| dc.description.tableofcontents | Chapter 1 Introduction 1
1.1 Wireline Communication 1 1.2 Overview 2 Chapter 2 A Divider-Less Sub-Harmonically Injection-Locked All-Digital PLL with Self-Adjusted Injection Timing 3 2.1 Motivation 3 2.2 Circuit Description 5 2.2.1 ADPLL 5 2.2.2 The Proposed Lock Detector 6 2.2.3 The Proposed Pulse Generator 7 2.2.4 The Digital-Controlled Oscillator 8 2.2.5 The BBPFD and BBPD 9 2.3 Performance Analysis 10 2.3.1 Phase Noise Analysis 10 2.4 Measurement Results 13 2.5 Summary and Conclusions 17 3. A Truly Divider-Less Sub-Harmonically Injection-Locked All-Digital PLL with Self-Adjusted Injection Timing 20 3.1 Motivation 20 3.2 Circuit Description 22 3.2.1 The Frequency Acquisition Algorism 22 3.2.2 ADPLL 30 3.2.3 The Proposed PG 31 3.3.4 The DCO 32 3.3 Measurement Results 33 3.4 Summary and Conclusions 37 4. Conclusion and Future Work 40 4.1 Conclusion 40 4.2 Future Work 41 Bibliography 42 | |
| dc.language.iso | zh-TW | |
| dc.subject | 無除頻器 | zh_TW |
| dc.subject | 全數位鎖相迴路 | zh_TW |
| dc.subject | ADPLL | en |
| dc.subject | dividerless | en |
| dc.title | 具有自我校正注入點之無除頻器次諧波注入鎖定全數位鎖相迴路 | zh_TW |
| dc.title | A Divider-Less Sub-Harmonically Injection-Locked All-Digital PLL with Self-Adjusted Injection Timing | en |
| dc.type | Thesis | |
| dc.date.schoolyear | 102-1 | |
| dc.description.degree | 碩士 | |
| dc.contributor.oralexamcommittee | 陳巍仁(Wei-Zen Chen),鄭國興(Kuo-Hsing Cheng),林宗賢(Tsung-Hsien Lin),汪重光(Chorng-Kuang Wang) | |
| dc.subject.keyword | 無除頻器,全數位鎖相迴路, | zh_TW |
| dc.subject.keyword | dividerless,ADPLL, | en |
| dc.relation.page | 44 | |
| dc.rights.note | 未授權 | |
| dc.date.accepted | 2014-02-14 | |
| dc.contributor.author-college | 電機資訊學院 | zh_TW |
| dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
| 顯示於系所單位： | 電子工程學研究所 | |
文件中的檔案：
| 檔案 | 大小 | 格式 | |
|---|---|---|---|
| ntu-103-1.pdf 未授權公開取用 | 1.66 MB | Adobe PDF |
系統中的文件，除了特別指名其著作權條款之外，均受到著作權保護，並且保留所有的權利。