請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/16598
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 李建模 | |
dc.contributor.author | Wei-Li Hsu | en |
dc.contributor.author | 徐偉力 | zh_TW |
dc.date.accessioned | 2021-06-07T18:22:55Z | - |
dc.date.copyright | 2012-01-17 | |
dc.date.issued | 2011 | |
dc.date.submitted | 2011-10-17 | |
dc.identifier.citation | [Bartenstein 2001] T.Bartenstein, D. Herberlin, L. Huisman, and D. Sliwinski, “Diagnosing combinational logic design using the single location at-a-time (SLAT) paradigm,”Proc. IEEE Int’l Test Conf., pp. 287-296, 2001.
[Cadence 2008] Litho physical analyzer Cadence, http://www.cadence.com/products/mfg/litho_physical_analyzer/pages/default.aspx [Chess 1995] B. Chess, D. Lavo, and T. Larabee, “Diagnosis of Realistic Bridging Faults with Single Stuck-at Information, “Proc. IEEE Int’l Test Conf., pp. 185-192, 1995. [Chen 2007] Tai-Chen Chen, Yao-Wen Chang, ”Multilevel Full-Chip Gridless Routing With Applications to Optical-Proximity Correction,” IEEE Trans. Comput.-Aided Des., pp. 1041-1053, 2007. [Chen 2008] Tai-Chen Chen,Guang-Wan Liao, Yao-Wen Chang, “Predictive formulae for OPC with applications to lithography-friendly routing,”Proc. Design Automation Conf.,pp. 510-515, 2008. [Chen2009] Po-Juei Chen, Li J.C.-M., Chao, H.J., “BridgingFaultDiagnosistoIdentifytheLayerofSystematicDefects,”Proc. IEEE Asian Test Symp.,pp. 349-354, 2009. [Cho 2008] Minsik Cho, Kun Yuan,Yongchan Ban, Pan D.Z., “ELIAD: Efficient lithography aware detailed router with compact post-OPC printability prediction,”Proc. Design Automation Conf., pp. 504-509, 2008. [Devore 2004] Jay L. Devore, Probability and Statistics 6thedtion, 2004. [Desineni 2006] R. Desineni, O. Poku, and R. D. S. Blanton, “A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior,” Proc. IEEE Int’l Test Conf., pp. 1-10, 2006. [Desineni 2010a] RaoDesineni, Leah Pastel, MarounKassab, and Robert Redburn, “Hard to Find, Easy to Find Systematics: Just Find Them,”Proc. IEEE Int’l Test Conf., pp. 1-10, 2010. [Desineni 2010b] RaoDesineni, Leah Pastel, MarounKassab, Mohammed FazilFayaz and Julie Lee, ”Identifying Design Systematic Using LearningBased Diagnostic Analysis,” Proc. Advanced SemiconductorManufacturing Conference and Workshop, pp. 3 1 7-32 1 , 2010. [Ding 2009] Duo Ding; Xiang Wu; Ghosh, J.; Pan, D.Z. ;“Machine Learning based Lithographic Hotspot Detection with Critical-Feature Extraction and Classification,”Proc. IEEE Int. Conf. on ICDesign and Technology,pp 219-222, 2009. [Ding 2011] D. Ding, A. J. Torres, F. G. Pikus, and D. Z. Pan, “High Performance Lithography Hotspot Detection with Hierarchically Refined Machine Learning Methods,”IEEE Int. Workshop on Design forManufacturability and Yield, 2010. [Ghan 2009] J.Ghan, N.Ma, S.Mishra, C.Spanos, K.Poolla, N.Rodriguez, L.Capodieci, “Clustering and pattern matching for an automatic hotspot classification and detection system,”Proc. SPIE, Vol. 7275, 727516, 2009. [Goel 2003] H. Goel and D . Dance, 'Yield Enhancement Challenges for 90nm andBeyond,' Proc. Advanced Semiconductor Manufacturing Conferenceand Workshop, pp. 262-265,2003. [Husiman 2004] L. M. Huisman, “Diagnosing arbitrary defects in logic designs usingsingle location at a time (SLAT),” IEEE Trans. Comput.-Aided Des. Integr.Circuits Syst., pp. 91–101,. 2004. [IBS] International Business StrategiesReport [ITRS 2007] Semiconductor Industry Association, International TechnologyRoadmap for Semiconductors 2007 Update – Test and TestEquipment [ITRS 2009] Semiconductor Industry Association, International TechnologyRoadmap for Semiconductors 2009 Update – Test and TestEquipment [Keim 2006] M. Keim, N. Tamarapalli, H. Tang, M. Sharma, J. Rajski, C.Schuermyer, and B. Benware “A Rapid Yield Learning Flow Based on Production Integrated Layout-Aware Diagnosis,”Proc. IEEE Int’l Test Conf., pp. 1-10, 2006. [Keller 2004] B. Keller, M. Tegethoff, T. Bartenstein, V.Chickermane, “An Economic Analysis and ROI Modelfor Nanometer Test,”Proc. IEEE Int’l Test Conf., pp. 518-524, 2004. [Khare 1995] J.B. Khare, W. Maly, S. Griep, and D. Schmitt-Landsiedel, “Yield-Oriented Computer-Aided Defect Diagnosis,” IEEE Trans. onSemicond.Manufact., vol. 8, no. 2, pp. 195–206, 1995. [Kibarian 2005]J. Kibarian, “The Nature of Yield Ramping: Keeping Ahead ofEvolution,” keynote speech, IEEEInt’l Test Conf., 2005. [Kruseman2004] B. Kruseman, A. Majhi, et al, “Systematic Defects in Deep Sub-Micron Technologies,” Proc. IEEE Int’l. Test Conf., pp. 290-298,2004. [Lavo 1996] David B. Lavo, Tracy Larrabee, Brain Chess, “Beyond the Byzantine Generals: Unexpected Behavior and Bridging Faults Diagnosis,” Proc. IEEE Int’l TestConf., pp. 611-619,1996. [Lavo 2002] David B. Lavo, I. Hartanto, and T. Larrabee, “Multiplets, models, and thesearch for meaning: Improving per-test fault diagnosis,” Proc. IEEE Int’l Test Conf., pp. 250–259, 2002. [Ma 2008] Ning Ma, Justin Ghan, Sandipan Mishra, Costas Spanos, and KameshwarPoolla,Norma Rodriguez and Luigi Capodieci,“Automatic hotspot classification using pattern-based clustering,”Proc. SPIE, 2008. [Madge 2004] R. Madge, “New Test Paradigms for Yield andManufacturability,”Proceedings of the InternationalTest Conference, p. 13, 2004 [Maly 2003] W. Maly, A. Gattiker, T. Zanon, T. Vogels, R.D.Blanton, T. Storey, 'Deformations of IC Structure in Test and Yield Learning,'Proc. IEEE Int’l TestConf., pp. 856-865,2003. [Millman 1990] S. D. Millman, E. J. McCluskey, and J. M. Acken,“Diagnosing CMOS Bridgmg Faults with Stuck-at FaultDictionaries,”Proc. IEEE Int’l TestConf., pp. 860-870, 1990. [Mentor 2007] Mentor Graphic Litho-Friendly Design User Manual 2007 [Mentor 2010] Mentor GraphicPattern Matching http://www.mentor.com/products/ ic_nanometer_design/verification-signoff/physical-verification/calibre-pattern-match/ [Nangate 2009] Nangate 45nm Open Cell Library, http://www.nangate.com [OpenAccess 2011] http://www.si2.org/openeda.si2.org [Optissimo 2001] “The Optissimo User Manual,” 6.0 ed. San Jose, CA: PDF Solutions Inc., 2001. [Schuermyer 2005] C. Schuermyer, K. Cota, R. Madge, B. Benware,“Identification of Systematic Yield Limiters inComplex ASICS Through Volume Structural Test FailData Visualization and Analysis,”Proc. IEEE Int’l. Test Conf., 9 pp. -145, 2005. [Sharma 2008] Sharma M.,Benware B., Lei Ling, Abercrombie D., Lee, L.,Keim, M.,Huaxing Tang, Wu-Tung Cheng, Ting-Pu Tai, Yi-Jung Chang, Lin, R., Man A., “Efficiently Performing Yield Enhancements by Identifying Dominant PhysicalRoot Cause from Test Fail Data,”Proc. IEEE Int’l. Test Conf., pp. 1-9, 2008. [Sharma 2010] Manish Sharma, Chris Schuermyer, and Brady Benware,“Determination of Dominant-Yield-Loss Mechanism with Volume Diagnosis,”IEEE Design and Test Computers, pp. 54-61, 2010. [Synopsys2008] “SynopsysTetramax User Manual,”Synopsys, 2008 [Synopsys2011] Synopsys PrimeYield, http://www.synopsys.com/TOOLS/ IMPLEMENTATION/PHYSICALVERIFICATION/Pages/PrimeYield.aspx [Tam 2008] W. C. Tam, O. Poku, and R. D. Blanton , “Precise Failure Localization using Automated Layout Analysis of Diagnosis Candidates,”Design Automation Conf., pp. 367–372, 2008 [Tam 2010]Wing Chiu Tam, Blanton R.D.,Maly W.P., ”Evaluating Yield and Testing Impact of Sub-Wavelength Lithography,”Proc. IEEE VLSI Test Symp., pp. 200-205, 2010 [Tong 2010] Yang-Shan Tong, Sao-Jie Chen,” An Automatic Optical Simulation-Based Lithography Hotspot Fix Flow for Post-Route Optimization,” IEEE Trans. Comput.-Aided Des., pp.671-684, 2010. [Vermeulen2004] B. Vermeulen, C. Hora, B. Kruseman, E.J. Marinissen,R. van Rijsinge, “Trends in Testing IntegratedCircuits,”Proc. IEEE Int’l Test Conf., pp. 688-697, 2004. [Vijayakumar 2011] P.Vijayakumar, Vikram B. Suresh and SandipKundu “Lithography Aware Critical Area Estimation and Yield Analysis,”Proc. IEEE Int’l Test Conf., pp. 9.2, 2011. [Vogels 2003] T. Vogels, W. Maly, and R. D. Blanton, “Progressive Bridge Identification,”Proc. IEEE Int’l Test Conf., pp.309-317, 2003. [Wang 2009] Seongmoon Wang; Wenlong Wei; “Machine Learning-Based Volume Diagnosis,”Proc.Design Automation and Test in Europe Conference & Exhibition, 2009. [Yao 2006]H. Yao, S. Sinha, C. Chiang, X. Hong and Y. Cai,'Efficient process-hotspot detection using range pattern matching,'Proc. Int. Conf. Comput.-Aided Des., p.625 , 2006. [Zou 2005] W. Zou, W. T. Cheng, and S. M. Reddy, “Bridge Defect Diagnosis with Physical Information, “Proc. IEEE Asian Test Symp., pp. 248-253, 2005. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/16598 | - |
dc.description.abstract | 在先進奈米製成技術下,利用大量診斷來找出系統性缺陷來提高良率是一件很重要的課題。隨著設計越來越複雜與製成越來越先進,光學微影的影響對於良率有越來越大的影響,儘管布局沒有違反設計規則,在經過光學模擬之後,還是會有機會發現造成光學微影上的缺陷,過去大量診斷技術並未將光學模擬加入考慮。因此,本篇論文提出了一個考慮光學微影的大量診斷技術。在診斷的過程中考慮光學微影,並在最後利用統計分析方法 (Z-test) 找出是否有系統性的短路缺陷 (Layer of Systematic Defect for bridging fault) 。實驗結果在使用3次偵測測試向量時,在單一與多重缺陷皆成功找出系統性缺陷,實驗結果也指出利用多次偵測測試向量有助於提高診斷系統性缺陷的精準度。 | zh_TW |
dc.description.abstract | Volume diagnosis to identify systematic defects is important for yield learning in modern nanometer technologies.The impact of lithography has become more and more critical to the yield because of increasing design complexity and shrinking technology nodes.Existing volume diagnosis techniques do not consider the lithography information. Therefore, this thesis proposes a volume diagnosis technique that considers the lithography information and uses statistical analysis, Z-test, to identify the layer of systematic defects (LSD) for bridging faults.The experiments successfully diagnoseall LSDs for single bridging fault as well as multiple bridging faultswhen three-detect test patterns are applied. It also shows that N-detect test patterns help to improve the diagnosis results. | en |
dc.description.provenance | Made available in DSpace on 2021-06-07T18:22:55Z (GMT). No. of bitstreams: 1 ntu-100-R98943154-1.pdf: 2387185 bytes, checksum: 3e1f33712482e9aac95f1ea7b3cb444d (MD5) Previous issue date: 2011 | en |
dc.description.tableofcontents | 摘要 i
Abstract ii Table of Contents iii List of Figures v List of Tables vi Chapter 1 Introduction 1 1.1 Motivation 1 1.2 Proposed Technique 3 1.3 Contributions 4 1.4 Organization 5 Chapter 2 Background 6 2.1 SLAT Diagnosis 6 2.2 Bridging Fault Diagnosis 8 2.3 Volume Diagnosis 10 2.4 The Impact of Lithography to Yield 14 Chapter 3 Proposed Techniques 18 3.1 Overall Diagnosis Flow 18 3.2 Lithography-aware Bridging Pair Extraction 20 3.3 Building Fault Dictionary with Structure Analysis 23 3.4 Layer-oriented Covering 27 3.5 Statistical Analysis 37 Chapter 4 Experiential Results 41 4.1 Experimental Setup 41 4.2 Bridging Pair Extraction Results 42 4.3 Diagnosis Results 46 Chapter 5 Conclusion and Future Work 52 References 54 | |
dc.language.iso | en | |
dc.title | 考慮光學之實體層系統性短路缺陷診斷 | zh_TW |
dc.title | Lithography-aware Bridging Fault Diagnosis to Identify the Layer of Systematic Defects | en |
dc.type | Thesis | |
dc.date.schoolyear | 100-1 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 呂學坤(Shyue-Kung Lu),黃俊郎(Jiun-Lang Huang) | |
dc.subject.keyword | 大量診斷,系統性缺陷診斷,短路診斷, | zh_TW |
dc.subject.keyword | volume diagnosis,systematic defect diagnosis,bridging defect diagnosis, | en |
dc.relation.page | 57 | |
dc.rights.note | 未授權 | |
dc.date.accepted | 2011-10-18 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-100-1.pdf 目前未授權公開取用 | 2.33 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。