請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/16538
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 劉深淵(Shen-Iuan Liu) | |
dc.contributor.author | Bo-Yu Lin | en |
dc.contributor.author | 林柏宇 | zh_TW |
dc.date.accessioned | 2021-06-07T18:19:43Z | - |
dc.date.copyright | 2012-02-16 | |
dc.date.issued | 2012 | |
dc.date.submitted | 2012-01-19 | |
dc.identifier.citation | [1] M. Tanomura, Y. Hamada, S. Kishimoto, M. Ito, N. Orihashi, K. Maruhashi, and H. Shimawaki, “TX and RX front-ends for 60GHz band in 90nm standard bulk CMOS,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2008, pp. 558-559.
[2] D. Y. Jung, W.-I. Chang, K. C. Eun, and C. S. Park, “60-GHz system-on-package transmitter integrating sub-harmonic frequency amplitude shift-keying modulator” IEEE Trans. Microw. Theory Tech., vol. 55, no. 8, pp. 1786-1793, Aug. 2007. [3] J. Lee, Y. Chen, and Y. Lin, “A low-power low-cost fully-integrated 60-GHz transceiver system with OOK modulation and on-board antenna assembly,” IEEE J. Solid-State Circuits, vol. 45, no. 2, pp. 264-275, Feb. 2010. [4] T. Mitomo, N. Ono, H. Hoshino, Y. Yoshihara, O. Watanabe, and I. Seto, “A 77GHz 90nm CMOS transceiver for FMCW radar applications,” IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 928-937, Apr. 2010. [5] Jri Lee, Y. Li, M. Hung, and S. Huang, 'A Fully-Integrated 77-GHz FMCW Radar Transceiver in 65-nm CMOS Technology, ' IEEE Journal of Solid-State Circuits, vol. 45, pp. 2746-2756, Dec. 2010 [6] M. Khanpour, K. W. Tang, P. Garcia, and S. P. Voinigescu, “A wideband W-band receiver front-end in 65-nm CMOS,” IEEE J. Solid-State Circuits, vol. 43, no. 8, pp. 1717-1730, Aug. 2008. [7] M. Lange, J. Detlefsen,“94 GHz three-dimensional imaging radar sensor for autonomous vehicles,” IEEE Trans. Microwave Theory and Techniques, vol. 39, no. 5, pp. 819-827, May. 1991. [8] H. Liszt, R. Lucas,“86 and 140 GHz radiocontinuum maps of the Cassiopeia A SNR,” Astronomy and Astrophysics, v.347, pp. 258-265, 1999. [9] D. Kim, J. Kim, and C. Cho, “A 94GHz Locking Hysteresis-assisted and Tunable CML Static Divider In 65nm SOI CMOS,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Paper, pp. 460-461, Feb. 2008. [10] C. Lee and S. I. Liu, “A 58-to-60.4GHz Frequency Synthesizer in 90nm CMOS,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Paper, pp. 196-197, Feb. 2007. [11] J. Lee and B. Razavi, “A 40-GHz Frequency Divider In 0.18-μm CMOS Technology,” IEEE J. of Solid-State Circuits, vol. 39, no. 4, pp. 594-601, Apr. 2004. [12] H. R. Rategh and T. H. Lee, “Superharmonic Injection-Locked Frequency Dividers,” IEEE J. of Solid-State Circuits, vol. 34, no. 6, pp. 813-821, Jun. 1999. [13] M. Tiebout, “A CMOS Direct Injection-Locked Oscillator Topology as High-Frequency Low-Power Frequency Divider,” IEEE J. of Solid-State Circuits, vol. 39, no. 7, pp. 1170-1174, Jul. 2004. [14] P. Mayr, C. Weyers, and U. Langmann,“A 90GHz 65nm CMOS Injection-locked Frequency Divider,” in IEEE Int. solid-State Circuits Conf. (ISSCC) Dig. Tech. Paper, pp. 198-199, Feb. 2007. [15] K. H. Tsai, L. C. Cho, J. H. Wu, and S. I. Liu, “3.5mW W-band Frequency Divider With Wide Locking Lange In 90nm CMOS Technology,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Paper, pp. 466-467, Feb. 2008. [16] L. C. Cho, K. H. Tsai, C. C. Hung, and S. I. Liu, “93.5~109.4GHz CMOS Injection- locked Frequency Divider With 15.3% Locking Range,” in Symp. VLSI Circuits Dig. Tech. Papers, pp. 266-267, Jun. 2008. [17] B. Y. Lin, K. H. Tsai, and S. I. Liu, “A 128.24-to-137.00GHz Injection-locked Frequency Divider In 65nm CMOS,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Paper, pp. 282-283, Feb. 2009. [18] B. Y. Lin and S. I. Liu, “A 132.7-to-143.5GHz Injection-Locked Frequency Divider In 65nm CMOS,” in Symp. VLSI Circuits Dig. Tech. Papers, pp. 230-231, Jun. 2009. [19] F. Tzeng, P. Deyi, A. Safarian, and P. Heydari, “Theoretical Analysis of Novel Multi-Order LC Oscillators,” IEEE Trans. Circuits and Systems-II: Express Briefs, vol. 54, no. 3, pp. 287-291, Mar. 2007. [20] B. Razavi, “A Millimeter-Wave Circuit Technique,” IEEE J. of Solid-State Circuits, vol. 43, no. 9, pp. 2090-2098, Sep. 2008. [21] S. Verma, H. R. Rategh, and T. H. Lee, “A Unified Model for Injection-Locked Frequency Dividers,” IEEE J. of Solid-State Circuits, vol. 38, no. 6, pp. 1015-1027, Jun. 2003. [22] P. Kinget, R. Melville, D. Long, and V. Gopinathan, “An Injection-Locking Scheme for Precision Quadrature Generation,” IEEE J. of Solid-State Circuits, vol. 37, no. 7, pp. 845-851, Jul. 2002. [23] B. Razavi, “A Study of Injection Locking and Pulling in Oscillators,” IEEE J. of Solid-State Circuits, vol. 39, no. 9, pp. 1415-1424, Sep. 2004. [24] A. Mazzanti, “Analysis and Design of Injection-Locked LC Dividers for Quadrature Generation,” IEEE J. of Solid-State Circuits, vol. 36, no. 9, pp. 1425-1433, Sep. 2004. [25] K. Yamamoto and M. Fujishima, “A 44-uW 3-GHz Injection-Locked Frequency Divider With 2.3-GHz Locking Range,” IEEE J. of Solid-State Circuits, vol. 40, no. 3, pp. 671-677, Mar. 2005. [26] A. Mirzaei, M. E. Heidari, R. Bagheri, S. Chehrazi, and A. A. Abidi, “The Quadrature LC Oscillator: A Complete Portrait Based on Injection Locking,” IEEE J. of Solid-State Circuits, vol. 42, no. 9, pp. 1916-1932, Sep. 2007. [27] T. Shibasaki, “20-GHz Quadrature Injection-Locked LC Dividers With Enhanced Locking Range,” IEEE J. of Solid-State Circuits, vol. 43, no. 3, pp. 610-618, Mar. 2008. [28] A. Mirzaei, M. E. Heidari, R. Bagheri, A. A. Abidi, “Multi-Phase Injection Widens Lock Range of Ring-Oscillator-Based Frequency Dividers,” IEEE J. of Solid-State Circuits, vol. 43, no. 3, pp. 656-671, Mar. 2008. [29] Q. Gu, Z. Xu, D. Huang, T. LaRocca, N. Wang, W. Hant, and M. F. Chang, “A Low Power V-Band CMOS Frequency Divider With Wide Locking Range and Accurate Quadrature Output Phases,” IEEE J. of Solid-State Circuits, vol. 43, no. 4, pp. 991-998, Apr. 2008. [30] H. Zheng and H. Luong, “Ultra-Low-Voltage 20-GHz Frequency Dividers Using Transformer Feedback in 0.18-um CMOS Process,” IEEE J. of Solid-State Circuits, vol. 43, no. 10, pp. 2293-2302, Oct. 2008. [31] C. Y. Wu, and C. Y. Yu, “Design and Analysis of a Millimeter-Wave Direct Injection-Locked Frequency Divider With Large Frequency Locking Range,” IEEE Trans. Microwave Theory and Techniques, vol. 55, no. 8, pp. 1649-1658, Aug. 2007. [32] Z. D. Huang, C. Y. Wu, and B. C. Huang, “Design of 24-GHz 0.8-V 1.51-mW Coupling Current-Mode Injection-Locked Frequency Divider With Wide Locking Range,” IEEE Trans. Microwave Theory and Techniques, vol. 57, no. 8, pp. 1948-1958, Aug. 2009 [33] I. T. Lee, K. H. Tsai, and S. I. Liu, “A 104~112.8GHz CMOS Injection-Locked Frequency Divider,” IEEE Trans. Circuits and Systems-II: Express Briefs, vol. 56, pp. 555-559, July 2009. [34] OML Source Module, http://www.omlinc.com [35] A. Hitko, et al., “A low power (45mW/latch) static 150GHz CML divider,” IEEE Compound Semiconductor Integrated Circuit Symposium, pp. 167-170, Oct. 2004. [36] S. Tsunashima, et al., “A 150-GHz dynamic divider using InP/InGaAs DHBTs,” IEEE Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, pp. 284-287, Nov. 2003. [37] S. Trotta, et al., “A new regenerative divider by four up to 160GHz in SiGe bipolar technology,” IEEE MTT-S International Microwave Symposium Digest, pp. 1709-1712, June 2006. [38] L. C. Cho, K. H. Tsai, C. C. Hung, and S. I. Liu, “81.5-85.9GHz Injection-Locked Frequency Divider in 65nm CMOS,” IET Electronics Letters, vol. 43, pp. 966-968, July 2008. [39] S. Galal and B. Razavi, '40-Gb/s amplifier and ESD protection circuit in 0.18um CMOS technology,' IEEE Journal of Solid-State Circuits, vol. 39, pp. 2389-2396, Dec. 2004. [40] J.-D. Jin, and S. S. H. Hsu, “A 40-Gb/s transimpedance amplifier in 0.18-um CMOS technology,” IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1449-1456, June 2008. [41] L. Saihua, H. Dawei, and S. Wong, “Pi coil: a new element for bandwidth extension,” IEEE Trans. Circuits and Systems-II: Express Brief, vol. 56, no. 6, pp. 454-458, June 2009. [42] Q. Gu, et al., “CMOS Prescaler(s) With Maximum 208-GHz Dividing Speed and 37-GHz Time-Interleaved Dual-Injection Locking Range,” IEEE Trans. Circuits and Systems-II: Express Briefs, vol. 58, no. 7, pp. 393-397, July 2011. [43] C. Cao, Y. Ding, and K.K. O, “A 50-GHz Phase-Locked Loop in 0.13-um CMOS,” IEEE J. Solid-State Circuits, vol. 42, pp. 1649-1656, Aug. 2007. [44] J. Lee, M. Liu, and H. Wang, “A 75-GHz Phase-Locked Loop in 90-nm CMOS Technology,” IEEE J. Solid-State Circuits, vol. 43, pp. 1414-1426, June 2008. [45] K. H. Tsai and S. I. Liu, “A 43.7mW 96GHz PLL in 65nm CMOS,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 276-277, Feb. 2009. [46] S. Shahramian, A. Hart, A. C. Carusone, P. Garcia, P. Chevalier, and S. P. Voinigescu, “A D-band PLL Covering the 81-82 GHz, 86-92 GHz and 162-164 GHz Bands,” IEEE Radio Frequency Integrated Circuits Symp., pp.53-56, June 2010. [47] D. D. Kim, J. Lim, C. Cho, J.O. Plouchart, M. Kumar, W.H. Lee, and K. Rim. “An Array of 4 Complementary LC-VCOs with 51.4% W-band coverage in 32nm SOI CMOS,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 278-279, Feb. 2009. [48] C. Cao and K. K. O, “A 140-GHz Fundamental Mode Voltage-Controlled Oscillator in 90-nm CMOS Technology,” IEEE Microwave and Wireless Components Letters, vol.16, pp. 555-557, Oct. 2006. [49] C. M. Hung, Y. C. Ho, I. C. Wu, and K. O, “High-Q Capacitors Implemented in a CMOS Process for Low-Power Wireless Applications,” IEEE Trans. Microw. Theory Tech., vol. 46, pp. 505-511, May 1998. [50] J. Yuan and C. Svensson, “High-Speed CMOS Circuit Technique,” IEEE J. of Solid-State Circuits, vol. 24, pp. 62-70, Feb. 1989. [51] J. G. Maneatis, “Low-jitter process-independent DLL and PLL based on self-biased techniques,” IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1723-1732, Nov. 1996. [52] H.-H. Chang, J.-W. Lin, C.-Y. Yang, and S.-I. Liu, “A wide-range delay-locked loop with a fixed latency of one clock cycle,” IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1021-1027, Aug. 2002. [53] “Allocations and service rules for the 71–76 GHz, 81–86 GHz, and 92–95 GHz bands,” FCC Notice of Proposed Rule Making 02-180, Jun. 2002. [54] Bo-Yu Lin, and Shen-Iuan Liu, 'A 132.6GHz phase-locked loop in 65nm digital CMOS', IEEE Trans. Circuits and Systems-II: Express Briefs, vol. 58, pp. 617-621, Oct. 2011. [55] B. Razavi, 'Phase-Locking in Wireline Systems: Present and Future,' IEEE Custom Integrated Circuits Conference, pp. 615-622, Sept. 2008. [56] J. Lee and H. Wang, “Study of Subharmonically Injection-Locked PLLs,” IEEE J. Solid-State Circuits, vol. 44, no. 5, pp. 1539-1553, May 2009. [57] C. J. Li, C. H. Hsiao, F. K. Wang, T. S. Horng, and K. C. Peng, “A Rigorous Analysis of a Phase-Locked Oscillator Under Injection,” IEEE Trans. Microwave Theory and Techniques, vol. 58, pp. 1391-1400, May 2010. [58] S. Ye, L. Jansson, and I. Galton, “A Multiple-crystal Interface PLL with VCO Realignment to Reduce Phase Noise,” IEEE J. Solid-State Circuits, vol. 37, pp. 1795-1803, Dec. 2002. [59] B. Razavi, 'A 300-GHz Fundamental Oscillator in 65-nm CMOS Technology,' IEEE Journal of Solid-State Circuits, vol. 46, pp. 894-903, Apr. 2011. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/16538 | - |
dc.description.abstract | 自從現今CMOS技術進步到奈米等級,主動元件的速度已經大幅的增加。這也產生了許多的毫米波應用,像是60GHz的室內高速資料傳輸、24/77GHz的車用雷達、94GHz的成像系統和140GHz的點對點通訊。在這些應用中,藉由毫米波鎖相迴路產生一乾淨和穩定的時脈是很必要的。再者,操作在最高頻率的頻率除法器的設計也是充滿著挑戰性。對於電路設計者來說,在發展高操作頻率、低功率消耗的同時,也要維持較好相位雜訊表現的鎖相迴路和頻率除法器是個很充滿挑戰性的工作。
在這篇論文當中主要分為四個部分。第一個部分提及了D-頻帶注入鎖定除頻器的分析和設計。我們分析了注入鎖定除頻器和振盪器的起振條件。此外,注入鎖定除頻器的鎖定範圍也被分析。根據這些分析,六個操作在D-頻帶的注入鎖定除頻器被製造並討論。 在第二個部分,討論了兩個用於提升G-頻帶注入鎖定除頻器操作頻率和鎖定範圍的電路技巧。在第一個注入鎖定除頻器中,提出了一個電容分散技巧來提升頻率改善因子和注入範圍。此外,第二個注入鎖定除頻器則是使用了一個pi-型LC網路。藉由一個操作在第二個極點的修正型pi-型LC網路,操作頻率被提升到201GHz。 在第三個部分則討論了一個132.6GHz的鎖相迴路,使用了提出的壓控振盪器和除二注入鎖定除頻器。提出的壓控振盪器和除二注入鎖定除頻器分別操作在兩個四階LC階梯網路的第二個和第一個極點。此二者的頻率比例可以藉由改變電感值和電容值的比例而被維持。 在最後一個部分,提出了一個84GHz疊接式鎖相迴路以達到寬操作頻率和低相位雜訊。一個利用相位內差和轉導調整技巧的無變容器壓控振盪器可達到寬調整範圍。此外,在此疊接式鎖相迴路中也使用次諧波注入的技巧來達到低相位雜訊的效能。 | zh_TW |
dc.description.abstract | Since the modern CMOS technology is advanced to a nanoscale, the speed of the active devices is dramatically increased. It inspired many millimeter-wave applications; such as 60GHz indoor high-speed data link, 24/77GHz automotive radar, 94GHz imaging system and 140GHz point-to-point communication. In these applications, it is essential to generate a clean and stable clock by using millimeter-wave Phase-Locked Loop (PLL). Furthermore, the design of the frequency divider which operates at the highest operation frequency also poses great challenge. It is a challenge work for circuit designer to develop PLLs and frequency dividers with high operation frequency, low power consumption while maintaining good phase noise performance.
In this dissertation, there are four parts. The analysis and design of the D-band Injection-Locked Frequency Dividers (ILFDs) are given in the first part. The oscillation conditions of the ILFDs and oscillators are analyzed. In addition, the locking range of the ILFDs is also analyzed. Based on these analyses, six ILFDs which operate in D-band are fabricated and discussed. Two circuit techniques are discussed in the second part to enhance the operation frequency and locking range of the ILFD in G-band. The capacitance-splitting technique is proposed to enhance the frequency enhanced factor and the locking range in the first ILFD. Furthermore, the second ILFD with the pi-type LC network is discussed. By using a modified pi-type LC network which works at the second pole, the operation frequency is improved to 201GHz. A 132.6GHz PLL with the proposed voltage-controlled oscillator (VCO) and a divide-by-2 ILFD is discussed in the third part. The proposed VCO and the divide-by-two ILFD operate at the higher and lower poles, respectively, of two fourth-order LC ladders. The frequency ratio between the VCO and its first divide-by-2 ILFD is kept by scaling the inductances and capacitances. In the last part, a 84GHz cascade PLL is proposed to achieve wide operation frequency and low phase noise. A varactorless VCO with phase-interpolating technique and gm-tuning technique is used to achieve wide tuning range without using low-Q varactors. Furthermore, the subharmonic injection technique is adopted in this cascade PLL to achieve low phase noise performance. | en |
dc.description.provenance | Made available in DSpace on 2021-06-07T18:19:43Z (GMT). No. of bitstreams: 1 ntu-101-F96943002-1.pdf: 3702756 bytes, checksum: 4b8ff8d4b729dc5d2a8207604ceef353 (MD5) Previous issue date: 2012 | en |
dc.description.tableofcontents | Chapter 1 Introduction 1
1.1 Motivation 1 1.2 Dissertation Organization 3 Chapter 2 D-band Distributed-LC Injection-Locked Frequency Divider 5 2.1 Motivation 6 2.2 LC-Oscillators Using the Distributed-LC Technique 8 2.2.1 Oscillation Frequency of LC-Oscillators 8 2.2.2 Oscillation Condition 13 2.3 ILFD Analysis 17 2.3.1 The Locking Range for a Conventional ILFD 19 2.3.2 Circuit Design of Distributed-LC ILFDs 29 2.3.3 Locking Range of Distributed-LC ILFDs 33 2.4 Experimental Results 39 2.5 Conclusions 42 2.6 Appendix 45 2.6.1 The Voltage Ratio Between Upper and Lower Nodes for Distributed-LC Oscillator 45 2.6.2 The Derivation of Locking Range in the Case of Upper Injection 52 Chapter 3 Circuit Techniques of G-band Injection-Locked Frequency Dividers 53 3.1 Motivation 53 3.2 A 143.5GHz ILFD with Capacitance-Splitting Technique 54 3.2.1 The Frequency Enhanced Factor 54 3.2.2 The Oscillation Condition 57 3.2.3 The Locking Range 60 3.2.4 The Experimental Results 63 3.3 A 201GHz ILFD with pi-type LC Network 66 3.3.1 pi-type LC Network 67 3.3.2 The Proposed ILFD 71 3.3.3 The Locking Range 73 3.3.4 The Experimental Results 75 3.3.5 Appendix: Another Measurement Setup to Provide Large Input Power 80 3.4 Conclusions 81 Chapter 4 A 132.6GHz PLL in 65nm Digital CMOS 83 4.1 Motivation 84 4.2 A Fourth-Order LC-Ladder 84 4.3 Circuit Description 88 4.3.1 VCO 88 4.3.2 First Divide-by-2 ILFD 90 4.3.3 Frequency Variations of VCO/First Divide-by-2 ILFD 93 4.3.4 Other Circuits of the PLL 95 4.3.5 Parameters of the PLL 99 4.4 Experimental Results 100 4.5 Conclusion 104 Chapter 5 An 84GHz Low-Noise Cascade PLL with Subharmonic Injection 105 5.1 Motivation 105 5.2 Analysis of the PLL Structure 106 5.2.1 Cascade-PLLs Technique 107 5.2.2 Subharmonic Injection Technique 109 5.2.3 Phase Noise Prediction 112 5.3 Circuit Description 116 5.3.1 Subharmonically Injection-Locked VCO 117 5.3.2 Delay-Controlled Circuit 120 5.3.3 Lock-Detection Circuit 122 5.3.4 Phase-interpolating and Gm-tuning Varactorless VCO 123 5.3.5 Parameters of the Cascade PLLs 127 5.4 Conclusion 127 Chapter 6 Conclusion 131 6.1 Conclusion 131 6.2 Future Work 132 | |
dc.language.iso | en | |
dc.title | 毫米波頻段注入鎖定除頻器和鎖相迴路之分析及設計 | zh_TW |
dc.title | Analysis and Design of Injection-Locked Frequency Dividers and Phase-Locked Loops in Millimeter-Wave Bands | en |
dc.type | Thesis | |
dc.date.schoolyear | 100-1 | |
dc.description.degree | 博士 | |
dc.contributor.oralexamcommittee | 林宗賢(Tsung-Hsien Lin),李洪松(Hong-Song Lee),楊清淵(Ching-Yuan Yang),陳巍仁(Wei-Zen Chen),黃柏鈞(Po-Chiun Huang) | |
dc.subject.keyword | 毫米波,注入鎖定除頻器,鎖相迴路,振盪器, | zh_TW |
dc.subject.keyword | millimeter-wave,Injection-Locked Frequency Divider(ILFD),Phase-Locked Loop(PLL),oscillator, | en |
dc.relation.page | 140 | |
dc.rights.note | 未授權 | |
dc.date.accepted | 2012-01-19 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-101-1.pdf 目前未授權公開取用 | 3.62 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。