請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/15723
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 曹恆偉(Hen-Wai Tsao) | |
dc.contributor.author | Tzu-Hsuan Huang | en |
dc.contributor.author | 黃子軒 | zh_TW |
dc.date.accessioned | 2021-06-07T17:50:46Z | - |
dc.date.copyright | 2013-01-16 | |
dc.date.issued | 2012 | |
dc.date.submitted | 2012-11-22 | |
dc.identifier.citation | [1] R. C. Daniels and R. W. Heath, '60 GHz wireless communications: emerging requirements and design recommendations,' Vehicular Technology Magazine, IEEE, vol. 2, pp. 41-50, 2007.
[2] J. A. Howarth, A. P. Lauterbach, M. J. Boers, L. M. Davis, A. Parker, J. Harrison, et al., '60GHz Radios: Enabling Next-Generation Wireless Applications,' in TENCON 2005 2005 IEEE Region 10, 2005, pp. 1-6. [3] RF atmospheric absorption / ducting [Online]. Available: http://www.tscm.com/rf_absor.pdf [4] A. C. Ulusoy, L. Gang, M. Peter, R. Felbecker, H. Y. Abdine, and H. Schumacher, 'A BPSK/QPSK receiver architecture suitable for low-cost ultra-high rate 60 GHz wireless communications,' in Microwave Conference (EuMC), 2010 European, 2010, pp. 381-384. [5] J. Zhang, N. Wu, J. Kuang, and H. Wang, 'High speed all digital symbol timing recovery based on FPGA,' in Wireless Communications, Networking and Mobile Computing, 2005. Proceedings. 2005 International Conference on, 2005, pp. 1402-1405. [6] L. Zhiwei, P. Xiaoming, and F. Chin, 'Joint Carrier Frequency Offset and Channel Estimation for OFDM Based Gigabit Wireless Communication System with Low Precision ADC,' in Vehicular Technology Conference (VTC Fall), 2011 IEEE, 2011, pp. 1-5. [7] P. Gianni, H. S. Carrer, G. Corral-Briones, and M. R. Hueda, 'A novel low-latency parallel architecture for digital PLL with application to ultra-high speed carrier recovery systems,' in Programmable Logic (SPL), 2011 VII Southern Conference on, 2011, pp. 31-36. [8] W. Yingjian, Z. Yu, and Y. Zhixing, 'Single-Symbol Parallel Interpolation in All-Digital Receiver,' in Wireless Communications, Networking and Mobile Computing, 2008. WiCOM '08. 4th International Conference on, 2008, pp. 1-5. [9] K. Kondou and M. Noda, 'A new parallel algorithm for full-digital phase-locked loop for high-throughput carrier and timing recovery systems,' in Electronics, Circuits, and Systems (ICECS), 2010 17th IEEE International Conference on, 2010, pp. 1156-1159. [10] K. Sato, H. Sawada, Y. Shoji, and S. Kato, 'Channel Model for Millimeter Wave WPAN,' in Personal, Indoor and Mobile Radio Communications, 2007. PIMRC 2007. IEEE 18th International Symposium on, 2007, pp. 1-5. [11] C. Sheldon, E. Torkildson, S. Munkyo, C. P. Yue, U. Madhow, and M. Rodwell, 'A 60GHz line-of-sight 2x2 MIMO link operating at 1.2Gbps,' in Antennas and Propagation Society International Symposium, 2008. AP-S 2008. IEEE, 2008, pp. 1-4. [12] M. Luise and R. Reggiannini, 'Carrier frequency recovery in all-digital modems for burst-mode transmissions,' Communications, IEEE Transactions on, vol. 43, pp. 1169-1178, 1995. [13] M. Rice, 'Digital Communications A Discrete-Time Approach,' ed: Pearson education, 2009. [14] M. M. S. A. F. Heinrich Meyr, Digital Communication Receivers: John Wiley & Sons, Inc., 1998. [15] A. N. D. A. Umberto Mengali, Synchronization Techniques for Digital Receivers. [16] R. Geoff Trudgen, 'PHASE NOISE / JITTER IN CRYSTAL OSCILLATORS,' 2009. [17] F. M. Gardner, 'Interpolation in digital modems. I. Fundamentals,' Communications, IEEE Transactions on, vol. 41, pp. 501-507, 1993. [18] L. Erup, F. M. Gardner, and R. A. Harris, 'Interpolation in digital modems. II. Implementation and performance,' Communications, IEEE Transactions on, vol. 41, pp. 998-1008, 1993. [19] K. Mueller and M. Muller, 'Timing Recovery in Digital Synchronous Data Receivers,' Communications, IEEE Transactions on, vol. 24, pp. 516-531, 1976. [20] C. W. Farrow, 'A continuously variable digital delay element,' in Circuits and Systems, 1988., IEEE International Symposium on, 1988, pp. 2641-2645 vol.3. [21] D. Schmidt and B. Lankl, 'Parallel architecture of an all digital timing recovery scheme for high speed receivers,' in Communication Systems Networks and Digital Signal Processing (CSNDSP), 2010 7th International Symposium on, 2010, pp. 31-34. [22] D. R. Pauluzzi and N. C. Beaulieu, 'A comparison of SNR estimation techniques for the AWGN channel,' Communications, IEEE Transactions on, vol. 48, pp. 1681-1691, 2000. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/15723 | - |
dc.description.abstract | 在這個資訊爆炸的時代,無線通訊技術克服環境和佈線上的障礙,帶給人們通訊上的便利。然而目前大多數的無線通訊頻寬已相當擁擠,加上人們不斷追求更快的傳輸速度,使得屬於ISM頻帶的60GHz頻段為目前通訊發展的主流之一。60GHz頻段具有高達7GHz充裕的頻寬,加上毫米波視線傳播(line of sight)的特性,使其相當適用於高速短距離無線通訊。
然而數位系統在高速取樣下可用的運算時脈相當短暫,因此在硬體上要實現每秒百億位元以上的高速傳輸有一定的難度。本論文透過分析系統的雜訊和穩定性制定出最佳化參數,並採用平行化架構和管線技巧設計適用於高速傳輸的數位基頻接收機。 接收機設計為四路平行化架構並切三級管線,在AWGN通道並且最大載波頻率偏移為60GHz的100ppm、最大時脈偏移為傳送端時脈的100ppm的模擬環境下,定點數的位元錯誤率在E_b⁄N_0 等於10dB時達到3×〖10〗^(-5),和浮點數位元錯誤率相差不到0.5dB。硬體實現用CIC提供的tsmc 90nm CMOS製成,後模擬的結果顯示系統最高操作頻率可達到312.5MHz,核心面積為0.77mm^2,利用率91.7%,功耗為18.6mW。 | zh_TW |
dc.description.abstract | In the era of information explosion, the wireless communication technology overcomes the obstacles on the environment and the wiring to bring the convenience of people’s communication. However, most of the communication bandwidth is already crowded, and people pursuit faster transmission speed, making the 60GHz band which belonging to ISM band is currently one of the main-stream of communication development. 60GHz band has wide bandwidth up to 7GHz, and millimeter-wave line-of-sight transmission characteristics make it quite suitable for high-speed, short-range wireless communication.
In the digital communication systems, the clock cycle used in high sampling rate system is quite short. As a result, it is difficult to achieve G-bit/sec data rate in hardware. This thesis proposes a parallel architecture design for a digital baseband receiver. Through pipeline techniques and analysis of the system noise and stability optimizing parameters to realize high-speed transmission. The receiver adopts four-way parallel architecture and three stages pipeline. Simulation environment is AWGN channel with maximum carrier frequency offset 100ppm of 60GHz and maximum clock offset is 100ppm of transmitter clock. The BER of fixed point simulation is 3×〖10〗^(-5) at E_b⁄N_0 10db and the difference between floating simulation is less than 0.5 dB. Hardware simulation uses tsmc 90nm COMS process offered by CIC. The post layout simulation shows that the maximum operating frequency is 312.5 MHz, and core area is 0.77mm^2 with 91.7% utilization and 18.6mW power consumption. | en |
dc.description.provenance | Made available in DSpace on 2021-06-07T17:50:46Z (GMT). No. of bitstreams: 1 ntu-101-R99943137-1.pdf: 4159552 bytes, checksum: 5bf9669c9877ecc1339c02a41b42c841 (MD5) Previous issue date: 2012 | en |
dc.description.tableofcontents | 第一章、緒論 1
1.1 短距離無線通訊 1 1.1.1 ISM頻帶和60GHz頻段 2 1.2 研究動機 5 1.3 論文組織介紹 6 第二章、數位基頻接收機介紹 7 2.1 QPSK調變方式介紹 7 2.2 QPSK收發機介紹 8 2.3 收發機的非理想效應 9 2.3.1 載波頻率及相位偏移 9 2.3.2 符元時脈偏移 10 2.3.3 從QPSK星座圖來看偏移造成的影響 11 2.4 接收機同步電路實現方式介紹 13 2.5 基頻接收機設計考量 14 2.5.1 通道考量 14 2.5.1 高速設計考量 19 2.5.2 平行化參數 20 2.5.3 接收機管線架構 21 第三章、基頻接收機載波頻率同步分析與設計 23 3.1 載波頻率同步演算法 23 3.2 載波頻率同步平行化設計 26 第四章、基頻接收機載波相位同步分析與設計 32 4.1 載波相位同步迴路設計與最佳化 32 4.2 載波相位同步平行化設計 44 4.3 載波相位同步管線後分析 45 第五章、基頻接收機符元時脈同步分析與設計 50 5.1 符元時脈同步演算法 50 5.2 符元時脈同步迴路設計與分析 53 5.3 符元時脈同步平行化設計 57 5.4 符元時脈同步管線後分析 60 5.5 SNR估測器設計 63 第六章、系統模擬與實作 68 6.1 模擬環境 68 6.2 定點數模擬 69 6.3 合成(Synthesis)結果 74 6.4 晶片實現結果 75 第七章、結論與未來展望 78 7.1 結論 78 7.2 未來展望 79 參考資料 80 | |
dc.language.iso | zh-TW | |
dc.title | 毫米波高位元率數位基頻接收機設計與實作 | zh_TW |
dc.title | Design and Implementation of mm-Wave High Data Rate Digital Baseband Reveiver | en |
dc.type | Thesis | |
dc.date.schoolyear | 101-1 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 李楊漢,郭景致,白宏達 | |
dc.subject.keyword | 毫米波,基頻,高位元率,架構,接收機, | zh_TW |
dc.subject.keyword | mm-Wave,baseband,high data rate,architecture, receiver., | en |
dc.relation.page | 82 | |
dc.rights.note | 未授權 | |
dc.date.accepted | 2012-11-23 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-101-1.pdf 目前未授權公開取用 | 4.06 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。