請用此 Handle URI 來引用此文件：
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/101074完整後設資料紀錄
| DC 欄位 | 值 | 語言 |
|---|---|---|
| dc.contributor.advisor | 李敏鴻 | zh_TW |
| dc.contributor.advisor | Min-Hung Lee | en |
| dc.contributor.author | 劉恆 | zh_TW |
| dc.contributor.author | Heng Liu | en |
| dc.date.accessioned | 2025-11-27T16:10:05Z | - |
| dc.date.available | 2025-11-28 | - |
| dc.date.copyright | 2025-11-27 | - |
| dc.date.issued | 2025 | - |
| dc.date.submitted | 2025-10-27 | - |
| dc.identifier.citation | [1] K. Fischer et al., “Intel 18A Platform Technology Featuring RibbonFET (GAA) and PowerVia for Advanced High-Performance Computing,” 2025 Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Kyoto, Japan, 2025, pp. 1-3.
[2] T. S. Böscke, J. Müller, D. Bräuhaus, U. Schröder, and U. Böttger, “Ferroelectricity in hafnium oxide thin films,” Applied Physics Letters, vol. 99, no. 10, pp. 102903, 2011. [3] X. Sang, E. D. Grimley, T. Schenk, U. Schroeder, and J. M. LeBeau, “On the structural origins of ferroelectricity in HfO2 thin films,” Applied Physics Letters, vol. 106, no. 10, pp. 162905, 2015. [4] R. Materlik, C. Künneth, and A. Kersch, “The origin of ferroelectricity in Hf1−xZrxO2: A computational investigation and a surface energy model,” Applied Physics Letters, vol. 117, no. 10, pp. 134109, 2015. [5] J. Müller, T. S. Böscke, U. Schröder, S. Mueller, D. Bräuhaus, U. Böttger, L. Frey, and T. Mikolajick, “Ferroelectricity in Simple Binary ZrO2 and HfO2,” Nano letters, vol. 12, no. 8, pp. 4318 4323, 2012. [6] J. Valasek, “Piezo-Electric and Allied Phenomena in Rochelle Salt” Physical Review Journals, vol. 17, no. 4, pp. 475, 1921. [7] G. Shirane, E. Sawaguchi, and Y. Takagi, “Dielectric Properties of Lead Zirconate,” Physical Review, vol. 84, no. 3, pp. 476, 1951. [8] G. Shirane, “Ferroelectricity and Antiferroelectricity in Ceramic PbZrO3 Containing Ba or Sr,” Physical Review, vol. 86, no. 2, pp. 219, 1952. [9] E. Sawaguchi, H. Maniwa, and S. Hoshino, “Antiferroelectric Structure of Lead Zirconate,” Physical Review, Vol. 83, no. 5, pp. 1078, 1951. [10] C. Kittel, “Theory of Antiferroelectric Crystals,” Physical Review, vol. 82, no. 5, pp. 729, 1951. [11] G.Shirane, and R. Pepinsky, “Phase Transitions in Antiferroelectric PbHfO3,” Physical Review, vol. 91, no. 4, pp. 812, 1953. [12] L.E. Cross and B.J. Nicholson, “LV. The optical and electrical properties of single crystals of sodium niobate,” The London, Edinburgh, and Dublin Philosophical Magazine and Journal of Science , vol. 846, no. 376, pp. 453-466, 2009. [13] L. E. Cross, “VII. A thermodynamic treatment of ferroelectricity and antiferroelectricity in pseudo-cubic dielectrics,” The Philosophical Magazine: A Journal of Theoretical Experimental and Applied Physics, vol. 1, no. 1, pp. 76-92, 1995. [14] W. Cochran, “Crystal stability and the theory of ferroelectricity,” Advances in Physics, vol. 9, no. 36, pp. 387-423, 1960. [15] H. Jaffe, “Piezoelectric Ceramics,” Journal of the American Ceramic Society, vol. 41, no. 11, pp. 494-498, 1958. [16] C. A. Randall, Z. Fan, I. Reaney, L. Q. Chen, and S. T. McKinstry, “Antiferroelectric: History, fundamentals, crystal chemistry, crystal structures, size effects, and applications,” Journal of the American Ceramic Society,. vol. 104, no. 8, pp. 3775-3810, 2021. [17] M. Pešic, U. Schroeder, S. Slesazeck, and T. Mikolajick, “Comparative Study of Reliability of Ferroelectric and Anti-Ferroelectric Memories,” in IEEE Transactions on Device and Materials Reliability, vol. 18, no. 2, pp. 154-162, June 2018. [18] M. Pešic, F. P. G. Fengler, L. Larcher, A. Padovani, T. Schenk, E. D. Grimley, X. Sang, J. M. LeBeau, S. Slesazeck, and U. Schroeder, “Physical mechanisms behind the field-cycling behavior of HfO2-based ferroelectric capacitors,” Adv. Funct. Mater., vol. 26 no. 25, pp. 4601–4612, Jul. 2016. [19] M. Pesic, F. P. G. Fengler, S. Slesazeck, U. Schroeder, T, Mikolajick, and L. Larcher, “Root cause of degradation in novel HfO2- based ferroelectric memories,” in Proc. IEEE Int. Rel. Phys. Symp. (IRPS) , Pasadena, CA, USA, 2016, pp. MY-3-1-MY-3-5. [20] K. Y. Hsiang, Y. C. Chen, F. S. Chang, C. Y. Lin, C. Y. Liao, Z. F. Lou, J. Y. Lee, W. C. Ray, Z. X. Li, C. C. Wang, H. C. Tseng, P. H. Chen, J. H. Tsai, M. H. Liao, T. H. Hou, C. W. Liu, P. T. Huang, P. Su, and M. H. Lee, “Novel Opposite Polarity Cycling Recovery (OPCR) of HfZrO2 Antiferroelectric-RAM with an Access Scheme Toward Unlimited Endurance,” accepted by Technical Digest, International Electron Device Meeting (IEDM) , San Francisco, Dec. 3-7, 2022. [21] X. Lyu, M. Si, X. Sun, M. A. Capano, H. Wang, and P. D. Ye, “Ferroelectric and Anti-Ferroelectric Hafnium Zirconium Oxide: Scaling Limit, Switching Speed and Record High Polarization Density,” 2019 Symposium on VLSI Technology, 2019, pp. T44-T45. [22] Y. Chen, K. Hsiang, Y. Tang, M. H. Lee and P. Su, “NLS based Modeling and Characterization of Switching Dynamics for Antiferroelectric/Ferroelectric Hafnium Zirconium Oxides,” 2021 IEEE International Electron Devices Meeting (IEDM) , 2021, pp. 15.4.1-15.4.4. [23] J. Zhou, Z. Zhou, L. Jiao, X. Wang, Y. Kang, and H. Wang, “Al-doped and Deposition Temperature-engineered HfO2 Near Morphotropic Phase Boundary with Record Dielectric Permittivity (~68),” 2021 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2021, pp. 13.4.1-13.4.4. [24] J. Jeong, C. J. Lee, N. Rheem; Y. -J. Suh; B. H. Kim; J. P. Kim; S. Kim, “Heterogeneous 3D Integration of Low-Voltage E/D-Mode GaN HEMTs on CMOS Chip for Efficient On-Chip Voltage Regulation in Active Power Delivery Networks,” 2025 Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Kyoto, Japan, 2025, pp. 1-3. [25] M. Horowitz, “1.1 computing’s energy problem (and what we can do about it),” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), 2014, pp. 10-14. [26] T. M. Conte, E. Track, and E. DeBenedictis, “Rebooting computing: New strategies for technology scaling,” Computer, vol. 48, no. 12, pp. 10–13, 2015. [27] J. Robertson, and Robert M. Wallace, “High-K materials and metal gates for CMOS applications,” Mater. Sci. and Eng. R, 2015, 88, p. 1. [28] K. Toprasertpong, K. Tahara, Y. Hikosaka, K. Nakamura, H. Saito, M. Takenaka, and S. Takagi, “Low Operating Voltage, Improved Breakdown Tolerance, and High Endurance in Hf0.5Zr0.5O2 Ferroelectric Capacitors Achieved by Thickness Scaling Down to 4 nm for Embedded Ferroelectric Memory,” ACS Appl. Mater. Interfaces, 2022. [29] W. Shi, D. Zhang, Z. Zheng, Z. Zhou, K. Han, and C. Sun, “Record-Low Coercive Field in ALD-Grown HZO Ferroelectric Films: Enabling Ultra-low Operation Voltage in World's First 2-Layer 3D Stacked Oxide Semiconductor 1T1C FeRAM, ” 2024 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2024, pp. 1-4. [30] S. S. Cheema et al., “Ultrathin ferroic HfO2-ZrO2 superlattice gate stack for advanced transistors,” Nature, vol. 604, pp. 65–71, Apr. 2022. [31] S. Liu, and R. E. Cohen, “Origin of stationary domain wall enhanced ferroelectric susceptibility,” Nat. Commun., 2017, Phys. Rev. B 95, 094102. [32] K. Ni, A. Saha, W. Chakraborty, H. Ye, B. Grisafe, J. Smith, G. B. Rayner, S. Gupta, and S. Datta, “Equivalent oxide thickness (EOT) scaling with hafnium zirconium oxide high-k dielectric near morphotropic phase boundary,” in IEDM Tech. Dig., San Francisco, CA, USA, Dec. 2019, pp. 1–4. [33] Z.-F. Lou, B.-R. Chen, K.-Y. Hsiang, Y.-T. Chang, C.-H. Liu, H.-C. Tseng, H.-T. Liao, P. Su, and M. H. Lee, “Super-Lamination HZO/ZrO₂/HZO of Ferroelectric Memcapacitors With Morphotropic Phase Boundary (MPB) for High Capacitive Ratio and Non-Destructive Readout,” in IEEE Electron Device Letters, vol. 45, no. 12, pp. 2355-2358, Dec. 2024. [34] J. H. Ahn, and S. H. Kwon, “Sub-0.5 nm Equivalent Oxide Thickness Scaling for Si-Doped Zr1–xHfxO2 Thin Film without Using Noble Metal Electrode,” ACS appl. Mater. & interfaces, 2015, 7, p. 15587. [35] K. Kita, K. Kyuno, and A. Toriumi, “Permittivity increase of yttrium-doped HfO2 through structural phase transformation,” APL, 2005, 86, p. 102906. [36] K. Tomida, K. Kita, and A. Toriumi, “Dielectric constant enhancement due to Si incorporation into HfO2,” APL, 2006, 89, p. 142902. [37] P. K. Park, and S. W. Kang, “Enhancement of dielectric constant in thin films by the addition of Al2O3,” APL, 2006, 89, p. 192905. [38] S. Kim, S. H. Lee, M. J. Kim, W. S. Hwang, H. S. Jin and B. J. Cho, “Method to Achieve the Morphotropic Phase Boundary in HfxZr1−xO2 by Electric Field Cycling for DRAM Cell Capacitor Applications,” in IEEE Electron Device Letters, vol. 42, no. 4, pp. 517-520, April 2021. [39] M. H. Park, Y. H. Lee, H. J. Kim, Y. J. Kim, T. Moon, K. D. Kim, S. D. Hyun, and C. S. Hwang, “Morphotropic Phase Boundary of Hf1–xZrxO2 Thin Films for Dynamic Random Access Memories,” ACS appl. Mater. & interfaces, 2018, 10, p. 42666. [40] D. Das and S. Jeon, “High-k HfxZr1-xO₂ Ferroelectric Insulator by Utilizing High Pressure Anneal,” in IEEE Transactions on Electron Devices, vol. 67, no. 6, pp. 2489-2494, June 2020. [41] A. Kashir and H. Hwang, "Ferroelectric and Dielectric Properties of Hf0.5Zr0.5O2 Thin Film Near Morphotropic Phase Boundary,” phys. status solidi A, 2021, 218, p. 2000819. [42] A. Kashir and H. Hwang, “A CMOS-compatible morphotropic phase boundary,” Nanotechnology, vol. 32, no. 44, Oct. 2021, Art. no. 445706. [43] A. Kashir, S. Oh, and H. Hwang, “Defect engineering to achieve wakeup free HfO2-based ferroelectrics,” Adv. Eng. Mater., vol. 23, no. 1, Jan. 2021, Art. no. 2000791. [44] H. Joh, M. Jung, J. Hwang, Y. Goh, T. Jung, and S. Jeon, “Flexible ferroelectric hafnia-based synaptic transistor by focused-microwave annealing,” ACS Appl. Mater. Interfaces, vol. 14, no. 1, pp. 1326–1333, Jan. 2022. [45] C.-H. Liu, K. Y. Hsiang, Z. X. Li, F. S. Chang, Z. F. Lou, J. Y. Lee, C. W. Liu, P. Su, T. H. Hou, and M. H. Lee, “Nonvolatile and Volatile Memory Fusion of Antiferroelectric-like Hafnium–Zirconium Oxide for Multi-Bit Access and Endurance >1012 Cycles by Alternating Polarity Cycling Recovery and Spatially Resolved Evolution,” ACS Appl. Mater. Interfaces, 2025, 17, 14342. [46] K. Y. Hsiang, J. Y. Lee, F. S. Chang, Z. F. Lou, Z. X. Li, Z. H. Li, J. H. Chen, C. W. Liu, T. H. Hou, and M. H. Lee, “FeRAM Recovery up to 200 Periods with Accumulated Endurance 1012 Cycles and an Applicable Array Circuit toward Unlimited eNVM Operations,” 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Kyoto, Japan, 2023, pp. 1-2. [47] J. Jeong, C. J. Lee, S. J. Choi, N. Rheem, M. Song, and Y. J. Suh, “3-D On-Chip Integration of GaN Power Devices on Power Delivery Network (PDN) With Direct Heat Spreading Layer Bonding for Heterogeneous 3-D (H3D) Stacked Systems,” in IEEE Transactions on Electron Devices, vol. 72, no. 5, pp. 2654-2661, May 2025. [48] R. Roy, S. Das, B. Labbe, R. Mathur, and S. Jeloka, “Co-design of Thermal Management with System Architecture and Power Management for 3D ICs,” 2022 IEEE 72nd Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 2022, pp. 211-220. [49] S. Deng, J. Kwak, J. Lee, D. Chakraborty, J. Shin, O. Phadke, S. G. Kirtania, C. Zhang, K. A. Aabrar, Y. Shimeng and S. Datta, “Demonstration of On-Chip Switched-Capacitor DC-DC Converters using BEOL Compatible Oxide Power Transistors and Superlattice MIM Capacitors,” 2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Honolulu, HI, USA, 2024, pp. 1-2. [50] T. P. Chow, V. Khemka, J. Fedison, N. Ramungul, K. Matocha, Y. Tang, and R.J. Gutmann, “SiC and GaN bipolar power devices,” SSE, 44, 277, 2000. [51] T. Morita, S. Tamura, Y. Anda, M. Ishida, Y. Uemoto, T. Ueda, T. Tanaka, and D. Ueda, “99.3% efficiency of three-phase inverter for motor drive using GaN-based gate injection transistors,” in Proc. 26th Annu. IEEE Appl. Power Electron. Conf. Exposit. (APEC), Mar. 2011, pp. 481-484. [52] Y. Uemoto, M. Hikita, H. Ueno, H. Matsuo, and H. Ishida, “Gate Injection Transistor (GIT)-A Normally-Off AlGaN/GaN Power Transistor Using Conductivity Modulation,” IEEE Transactions on Electron Devices, vol. 54, no. 12, pp. 3393-3399, Dec. 2007. [53] M. Kanamura, T. Ohki, T. Kikkawa, K. Imanishi, T. Imada and A. Yamada, “Enhancement-Mode GaN MIS-HEMTs With n-GaN/i-AlN/n-GaN Triple Cap Layer and High- k Gate Dielectrics,” in IEEE Electron Device Letters, vol. 31, no. 3, pp. 189-191, March 2010. [54] Y. Cai, Y. Zhou, K. M. Lau, and K. J. Chen, “Control of Threshold Voltage of AlGaN/GaN HEMTs by Fluoride-Based Plasma Treatment:From Depletion Mode to Enhancement Mode,” IEEE Transactions on Electron Devices, vol. 53, no. 9, pp.2207-2215, Sept. 2006. [55] K. Matocha, T. P. Chow, and R. J. Gutmann, “High-Voltage Normally Off GaN MOSFETs on Sapphire Substrates,” IEEE Transactions on Electron Devices, vol. 52, no. 1, Jan. 2005. [56] C. Wu, H. Ye, N. Shaju, J. Smith, B. Grisafe, S. Datta, and P. Fay, “Hf0.5Zr0.5O2-based ferroelectric gate HEMTs with large threshold voltage tuning range,” IEEE Electron Device Letters, vol. 41, no. 3, pp. 337-340, Mar. 2020. [57] K. Ni, “SoC Logic Compatible Multi-Bit FeMFET Weight Cell for Neuromorphic Applications,” 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2018, pp. 13.2.1-13.2.4. [58] C. Y. Liao, K. Y. Hsiang, C. Y. Lin, Z. F. Lou, Z. X. Li, H. C. Tseng, F. S. Chang, W. C. Ray, C. C. Wang, J. Y. Lee, P. H. Chen, J. H. Tsai, M. H. Liao, and M. H. Lee, “Experimental Insights of Reverse Switching Charge for Antiferroelectric Hf₀.₁Zr₀.₉O₂,” in IEEE Electron Device Letters, vol. 43, no. 9, pp. 1559-1562, Sept. 2022. [59] G. Yang, M. Li, Z. Yu, Y. Xu, H. Sun, S. Liu, W. Sun, and W. Wu, “High-Voltage a-IGZO TFTs With the Stair Gate-Dielectric Structure,” in IEEE Transactions on Electron Devices, vol. 68, no. 9, pp. 4462-4466, Sept. 2021. [60] G. Yang, W. Song, Z. Yu, T. Huang, J. Cao, Y. Xu, H. Sun, W. Sun, and W. Wu, “High-Voltage Amorphous InGaZnO Thin-Film Transistors With ITO-Modulated Offset Region,’’ in IEEE Transactions on Electron Devices, vol. 71, no. 5, pp. 2990-2994, May 2024. [61] S. Deng, J. Kwak, J. Lee, K. A. Aabrar, T. H. Kim, G. Choe, S. G. Kirtania, C. Zhang, W. Li, O. Phadke, S. Yu and, S. Datta, “BEOL Compatible Oxide Power Transistors for On- Chip Voltage Conversion in Heterogenous 3D (H3D) Integrated Circuits,’’ 2023 International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2023, pp. 1-4. [62] H.C. Cheng, Fang-Long Chang, Ming-Jang Lin, C. C. Tsai, and C. W. Liaw, “Novel Low-Temperature Polycrystalline-Silicon Power Devices with Very-Low On-Resistance Using Excimer Laser-Crystallization,’’ J. Electrochem. Soc, 151, G900, 2004. [63] R. Reiner, R. Lerner, P. Waltereit, N. H. Hansen, S. Moench, A. Fecioru, and D. Gomez, “Characteristics of Hetero-Integrated GaN-HEMTs on CMOS Technology by Micro-Transfer-Printing,’’ 2021 33rd International Symposium on Power Semiconductor Devices and ICs (ISPSD), Nagoya, Japan, 2021, pp. 323-326. [64] S. Deng, J. Shin, C. Zhang, H. Park, O. Phadke, J. Kwak, S. Yu, and S. Datta, “Boosted Performance and Enhanced Reliability of BEOL-Compatible Dual-Gate Oxide Power Transistors for On-Chip DC-DC Voltage Conversion,’’ 2024 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2024, pp. 1-4. | - |
| dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/101074 | - |
| dc.description.abstract | 螢石結構之氧化鉿鋯展現出於先進電晶體技術中的潛在價值。隨著元件微縮至GAA（Gate-All-Around）與CFET（Complementary FET）架構，對於高介電常數（k）材料在閘極氧化層的需求愈加迫切。藉由其可調控的鐵電性與穩定的高介電特性，HfO₂-基超晶格有望同時達到低漏電、優化臨界電壓控制以及新型非揮發性邏輯功能，成為未來邏輯與記憶體整合的重要材料。
本研究提出兩種基於形態相邊界（MPB）之氧化鉿鋯（HfO₂）超晶格結構，為DZZ，展現出高介電常數（k = 65）、低矯頑場（Ec = 0.8 MV/cm）以及大殘餘極化（2Pr = 41 μC/cm²），並僅需450 °C退火即可符合後段製程（BEOL）需求。 其介電常數的提升來自於離子與電子的共同貢獻，並在正交（Orthorhombic Phase）與四方相（Tetragonal Phase）交替之界面進一步增強。可靠度測試顯示，薄膜於10¹⁰次循環後仍維持 k > 60，2 × 10¹⁰次循環後仍具備2Pr > 30 μC/cm²，且在超過10⁸次1/3 Vop擾動測試下未觀察到明顯衰退。陣列架構與操作機制驗證亦證明DZZ可同時支援DRAM與 NVDRAM (FeRAM)應用，為突破Tera世代記憶體牆提供潛在解決方案。 此外，本研究亦提出應用於電源管理之鐵電閘極堆疊氮化鎵高電子遷移率電晶體（FeMHEMT），可實現雙模操作之E-mode（Vth⁺ = 3.7 V）與D-mode（Vth⁻ = –1.1 V）的動態閾值電壓調控。透過最佳化AMFM:AGaN 比例，有效抑制極化鎖定效應。FeMHEMT在E-mode與D-mode下分別達到VBD = 878 V與900 V，完全符合 12 V供電網路（PDN）之應用需求。耐久性測試亦證實，元件於10⁹次擾動循環後仍可維持穩定的ΔVth = 3 V，展現優異可靠度。E-mode與D-mode FeMHEMT之整合能實現高效率DC-DC轉換器，為異質整合3D PDN系統中電壓調節器提供高效能且具散熱優勢的解決方案。 | zh_TW |
| dc.description.abstract | Fluorite-phase HfO₂ demonstrates significant potential for advanced transistor technologies. As devices scale to gate-all-around (GAA) and complementary FET (CFET) architectures, the demand for high-k gate dielectrics becomes increasingly critical. By leveraging its tunable ferroelectricity and stable high-k properties, HfO₂-based superlattices can simultaneously achieve low leakage, optimized threshold voltage control, and novel non-volatile logic functionalities, positioning themselves as strong material candidates for future logic–memory co-integration.
In this work, two kinds of morphotropic phase boundary (MPB) based HfO₂ superlattice structures DZZ, are proposed, demonstrating a high dielectric constant (k = 65), low coercive field (Ec = 0.8 MV/cm), and large remnant polarization (2Pr = 41 μC/cm²), with a thermal budget of only 450 °C annealing compatible with Back-End-of-Line (BEOL) processing. The enhancement of dielectric constant originates from the combined contributions of ionic and electronic polarization, further reinforced at domain boundaries formed by alternating orthorhombic and tetragonal phases. Reliability assessments reveal that the films maintain k > 60 after 10¹⁰ cycles, preserve 2Pr > 30 μC/cm² after 2 × 10¹⁰ cycles, and exhibit no observable degradation under 1/3 Vop disturbance stress for more than 10⁸ cycles. Array-level validation further confirms that DZZ can simultaneously support DRAM and NVDRAM (FeRAM) operation, offering a promising pathway to overcome the memory wall in the Tera-generation era. Furthermore, this work introduces ferroelectric-gated GaN high-electron-mobility transistor (FeMHEMT) for power management applications, enabling dynamic threshold voltage modulation dual-mode operation of E-mode (Vth⁺ = 3.7 V) and D-mode (Vth⁻ = –1.1 V). By optimizing the AMFM:AGaN ratio, the polarization lock effect is effectively mitigated. The FeMHEMT achieves breakdown voltages of VBD = 878 V in E-mode and 900 V in D-mode, fully meeting the requirements of 12 V power delivery network (PDN) operation. Endurance testing further confirms robust reliability, maintaining stable ΔVth = 3 V after 10⁹ disturb cycles. The co-integration of E-mode and D-mode FeMHEMT enables the realization of high-efficiency DC-DC converters, providing thermally advantageous and performance-enhanced voltage regulators for heterogeneous 3D PDN systems. | en |
| dc.description.provenance | Submitted by admin ntu (admin@lib.ntu.edu.tw) on 2025-11-27T16:10:05Z No. of bitstreams: 0 | en |
| dc.description.provenance | Made available in DSpace on 2025-11-27T16:10:05Z (GMT). No. of bitstreams: 0 | en |
| dc.description.tableofcontents | 目次
誌謝 i 中文摘要 ii Abstract iii 目次 v 圖次 viii 表次 xii 第一章 緒論 1 1.1 先進電晶體技術與發展趨勢 1 1.1.1 背景與動機 1 1.1.2 Backside Power Delivery Network技術解析 3 1.1.3 高介電常數材料之重要性與技術演進 6 1.2 鐵電材料介紹 8 1.2.1 鐵電材料 8 1.2.2 鐵電與反鐵電氧化鉿(HfO2)薄膜系統 10 1.3 極具潛力之新興記憶體材料-反鐵電氧化鉿鋯 12 1.3.1 反鐵電材料的歷史 12 1.3.2 反鐵電材料的特性與物理機制 14 1.3.3 反鐵電高耐力及高速操作特性 15 第二章 文獻回顧 19 2.1 高介電常數二氧化鉿薄膜之發展與沉積溫度工程應用 19 2.1.1 引言：超高密度積體電路對介電材料的需求 19 2.1.2 沉積溫度工程實現Al摻雜HfO2型態相邊界薄膜 19 2.1.3 薄膜製程與退火條件 20 2.1.4 超高介電常數 21 2.1.5 可靠性特徵-耐久性分析 25 2.1.6 效能比較與結論 26 2.2 應用於供電網路（Power Deliver Network, PDN）之先進電晶體整合 28 2.2.1 摘要 28 2.2.2 引言與研究背景 28 2.2.3 CMOS晶片與低電壓氮化鎵（LV-GaN）元件之異質三維（H3D）整合製程 31 2.2.4 LV-GaN之元件特性 32 2.2.5 元件性能基準分析與結論 35 第三章 雙層鐵電電容結構之特性及性能表現 38 3.1 簡介 38 3.1.1 摘要 38 3.1.2 簡介 38 3.2 製程及結構材料分析 41 3.3 基礎特性及性能表現 43 3.3.1 介電特性 43 3.3.2 低矯頑場（Ec）微縮特性與無2Pr損失 46 3.4 結果與討論 50 第四章 利用鐵電閘極堆疊達成增強式（E-mode）與空乏式（D-mode）GaN FeMHEMT 之高效率供電網路應用 52 4.1 簡介 52 4.2 製程及結構材料分析 55 4.3 基礎特性及性能表現 57 4.3.1 極化鎖定效應（Polarization Lock Effect） 57 4.3.2 單一GaN HEMT與MFM的特性 58 4.3.3 雙模操作（Dual-mode）的優化條件 58 4.3.4 E-mode與D-mode的性能表現 60 4.3.5 E-mode與D-mode的穩定性表現 62 4.4 結果與討論 63 第五章 總結與未來展望 65 5.1 總結 65 5.2 未來展望 66 參考資料 67 Publications 76 研討會論文 76 | - |
| dc.language.iso | zh_TW | - |
| dc.subject | 形態相邊界 | - |
| dc.subject | 高介電常數 | - |
| dc.subject | 矯頑場 | - |
| dc.subject | 大殘餘極化 | - |
| dc.subject | 後段製程 | - |
| dc.subject | 雙模操作 | - |
| dc.subject | 供電網路 | - |
| dc.subject | Morphotropic Phase Boundary (MPB) | - |
| dc.subject | High Dielectric Constant (high-k) | - |
| dc.subject | Coercive Field (Ec) | - |
| dc.subject | Large Remnant Polarization (2Pr) | - |
| dc.subject | Back-End-of-Line (BEOL) | - |
| dc.subject | Dual-Mode Operation | - |
| dc.subject | Power Delivery Network (PDN) | - |
| dc.title | 螢石結構之氧化鉿鋯於先進製程中應用 | zh_TW |
| dc.title | Fluorite-Structured Hafnium-Zirconium Oxide for Advanced Technology Applications | en |
| dc.type | Thesis | - |
| dc.date.schoolyear | 114-1 | - |
| dc.description.degree | 碩士 | - |
| dc.contributor.oralexamcommittee | 蘇彬;陳品光 | zh_TW |
| dc.contributor.oralexamcommittee | Pin Su;Pin-Kuang Chen | en |
| dc.subject.keyword | 形態相邊界,高介電常數矯頑場大殘餘極化後段製程雙模操作供電網路 | zh_TW |
| dc.subject.keyword | Morphotropic Phase Boundary (MPB),High Dielectric Constant (high-k)Coercive Field (Ec)Large Remnant Polarization (2Pr)Back-End-of-Line (BEOL)Dual-Mode OperationPower Delivery Network (PDN) | en |
| dc.relation.page | 77 | - |
| dc.identifier.doi | 10.6342/NTU202504605 | - |
| dc.rights.note | 同意授權(全球公開) | - |
| dc.date.accepted | 2025-10-28 | - |
| dc.contributor.author-college | 重點科技研究學院 | - |
| dc.contributor.author-dept | 元件材料與異質整合學位學程 | - |
| dc.date.embargo-lift | 2030-10-20 | - |
| 顯示於系所單位： | 元件材料與異質整合學位學程 | |
文件中的檔案：
| 檔案 | 大小 | 格式 | |
|---|---|---|---|
| ntu-114-1.pdf 此日期後於網路公開 2030-10-20 | 5.47 MB | Adobe PDF |
系統中的文件，除了特別指名其著作權條款之外，均受到著作權保護，並且保留所有的權利。