Skip navigation

DSpace

機構典藏 DSpace 系統致力於保存各式數位資料(如:文字、圖片、PDF)並使其易於取用。

點此認識 DSpace
DSpace logo
English
中文
  • 瀏覽論文
    • 校院系所
    • 出版年
    • 作者
    • 標題
    • 關鍵字
    • 指導教授
  • 搜尋 TDR
  • 授權 Q&A
    • 我的頁面
    • 接受 E-mail 通知
    • 編輯個人資料
  1. NTU Theses and Dissertations Repository
  2. 工學院
  3. 工程科學及海洋工程學系
請用此 Handle URI 來引用此文件: http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/96727
完整後設資料紀錄
DC 欄位值語言
dc.contributor.advisor陳昭宏zh_TW
dc.contributor.advisorJau-Horng Chenen
dc.contributor.author邱心淳zh_TW
dc.contributor.authorHsin-Chun Chiuen
dc.date.accessioned2025-02-21T16:16:53Z-
dc.date.available2025-02-22-
dc.date.copyright2025-02-21-
dc.date.issued2024-
dc.date.submitted2024-12-25-
dc.identifier.citationX. Lu, P. Wang, D. Niyato, D. I. Kim and Z. Han, “Wireless Charging Technologies: Fundamentals, Standards, and Network Applications,” in IEEE Communications Surveys & Tutorials, vol. 18, no. 2, pp. 1413-1452, Secondquarter 2016.
J. Benesty, J. Chen and Y. Huang, Conventional beamforming techniques, Microphone array signal processing, pp. 39-65, 2008.
Ta-Sung Lee, Class Note, Topic: “Array Signal Processing,” Department of Communication Engineering, National Chiao Tung University.
M. S. Neiman, The Principle of Reciprocity in Antenna Theory, in Proceedings of the IRE, vol. 31, no. 12, pp. 666-671, Dec. 1943.
Hubregt J. Visser, Antenna Theory and Applications, A John Wiley Sons, Ltd., Publication, pp. 259-260, 2012.
F. Amin, Y. Liu, Y. Zhao and S. Hu, “Compact and Low-Loss Phase Shifters and Multibit Phase Shifters Based on Inverted-E Topology,” in IEEE Transactions on Microwave Theory and Techniques, vol. 69, no. 4, pp. 2120-2129, April 2021.
G. D'Amato, G. Avitabile, G. Coviello and C. Talarico, “A beam steering unit for active phased-array antennas based on FPGA synthesized delay-lines and PLLs,” 2015 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Istanbul, Turkey, 2015.
A. F. Alsager, Design and analysis of microstrip patch antenna arrays, 2011.
DE10-Lite User Manual, https://www.terasic.com.tw/cgi-bin/page/archive_download.pl?Language=English&No=1021&FID=a13a2782811152b477e60203d34b1baa
ERA-3SM+ Datasheet, https://www.mouser.tw/datasheet/2/1030/ERA_3SM_2b-1700573.pdf
N. R. Sivaraaj and K. K. A. Majeed, “A Comparative Study of Ring VCO and LC-VCO: Design, Performance Analysis, and Future Trends,” in IEEE Access, vol. 11, pp. 127987-128017, 2023.
B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw Hill, New York, 2001.
K. K. O, Namkyu Park and Dong-Jun Yang, “1/f noise of NMOS and PMOS transistors and their implications to design of voltage controlled oscillators,” 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers, Seattle, WA, USA, pp. 59-62, 2002.
J. Rogers, C. Plett, and F. Dai, Integrated Circuit Design for High-Speed Frequency Synthesis, Artech House Publishers, 2006.
T. -H. Chien, C. -S. Lin, C. -L. Wey, Y. -Z. Juang and C. -M. Huang, “High-speed and low-power programmable frequency divider,” Proceedings of 2010 IEEE International Symposium on Circuits and Systems, Paris, France, pp. 4301-4304, 2010.
X. P. Yu, M. A. Do, W. M. Lim, K. S. Yeo and J. -G. Ma, “Design and Optimization of the Extended True Single-Phase Clock-Based Prescaler,” in IEEE Transactions on Microwave Theory and Techniques, vol. 54, no. 11, pp. 3828-3835, Nov. 2006.
辛政霖,整合晶片適應性頻寬迴路濾波器之快速切換鎖相迴路頻率合成器,碩士論文,國立清華大學電機工程學系,2007。
劉深淵、楊清淵,鎖相迴路(初版),滄海圖書,2007。
H. T. Friis, “A Note on a Simple Transmission Formula,” Proceedings of the IRE, vol. 34, no. 5, pp. 254-256, May 1946.
-
dc.identifier.urihttp://tdr.lib.ntu.edu.tw/jspui/handle/123456789/96727-
dc.description.abstract本論文研究了基於FPGA及四個鎖相迴路,並應用於無線功率傳輸的四通道波束成型系統的電路和系統設計,且主要著重於系統的發射端,此系統能為分佈在特定區域內的裝置進行無線充電。此系統主要是利用FPGA產生四個具有特定相位的數位訊號,並分別用作四個鎖相迴路的參考訊號,以控制波束成型的方向,這取代了一般波束成型系統中的移相器,從而減少系統中射頻訊號的路徑損耗。此外,整合快速鎖定的鎖相迴路可以增強系統的響應能力,進而實現快速的方向切換。
本論文可分為兩部份,第一部分為快速鎖定之鎖相迴路,第二部分則為基於FPGA與此鎖相迴路之的無線能量傳輸波束成型系統。本論文設計之鎖相迴路採用可調式充電泵,使得此鎖相迴路能在鎖定時間與相位雜訊性能之間做出取捨,此鎖相迴路使用TSRI的U18 (Full-Custom)製程完成電路設計及佈局,在模擬階段,此鎖相迴路在輸入20MHz方波時,能在約1.2μs左右將輸出訊號鎖定在2.4GHz,而量測時則大約需要4.5μs完成鎖定。而本論文設計之無線能量傳輸波束成型系統經過量測,能在系統上方往左右各偏移45度的範圍內調整發送波束的方向,且在距離50cm處能接收到之最大功率為-23.18dBm。
zh_TW
dc.description.abstractThis paper examines the circuit and system design for a reconfigurable four-channel beamforming system for wireless power transfer based on an FPGA and four PLLs, with a particular emphasis on the transmitting end of the system. The system is capable of wireless charging devices that are distributed throughout a given area. In contrast to conventional beamforming systems, FPGA generates four digital signals with specific phase timings, which are used as reference clocks for the four PLLs to adjust the beamforming direction. This can replace the phase shifters in a traditional beamforming transmitter and reduce the RF path loss. Furthermore, integrating a fast-locked PLL enhances the system's responsiveness, enabling rapid direction switching.
This paper consists of two main parts: the design of a fast-locked phase-locked loop (PLL) and a beamforming system for wireless power transfer based on fast-locked PLLs and FPGA. The proposed PLL utilizes an adjustable charge pump to deal with the trade-off between locking time and phase noise performance. The circuit was developed using TSRI's U18 (Full-Custom) process. In simulation, the PLL achieved a locking time of approximately 1.2 μs to a 2.4 GHz output when driven by a 20 MHz input square wave, while measurement results showed a locking time of about 4.5 μs. Additionally, the wireless power transfer beamforming system developed in this paper was measured to adjust the transmission beam direction within a ±45-degree range above the system and the maximum power that can be received at a distance of 50cm is -23.18dBm.
en
dc.description.provenanceSubmitted by admin ntu (admin@lib.ntu.edu.tw) on 2025-02-21T16:16:53Z
No. of bitstreams: 0
en
dc.description.provenanceMade available in DSpace on 2025-02-21T16:16:53Z (GMT). No. of bitstreams: 0en
dc.description.tableofcontents口試委員會審定書 #
誌謝 i
中文摘要 ii
英文摘要 iii
目次 iv
圖次 vi
表次 x
第一章 緒論 1
1.1 研究動機 1
1.2 研究目的 2
1.3 論文架構 2
第二章 波束成型系統 4
2.1 波束成型技術簡介 4
2.2 設計考量 7
2.3 基於鎖相迴路與FPGA之波束成型系統 9
2.4 模擬與量測結果 12
2.4.1 陣列天線 12
2.4.2 FPGA 17
2.4.3 功率放大器 20
第三章 快速鎖定之鎖相迴路 23
3.1 鎖相迴路原理簡介 23
3.1.1 壓控震盪器 24
3.1.2 整數型除頻器 28
3.1.3 相位頻率檢測器 30
3.1.4 充電泵 32
3.1.5 低通濾波器 35
3.2 設計考量 36
3.3 模擬結果 37
3.3.1 壓控震盪器 37
3.3.2 整數型除頻器 39
3.3.3 相位頻率檢測器、充電泵 41
3.3.4 低通濾波器 43
3.3.5 鎖相迴路整體迴路 44
3.4 量測結果 48
第四章 基於快速鎖定鎖相迴路及FPGA的無線能量傳輸波束成型系統模擬與量測結果 56
4.1 波束成型系統模擬結果 56
4.2 波束成型系統量測結果與分析 58
第五章 結論與未來展望 69
5.1 結論 69
5.2 未來展望 69
參考文獻 71
-
dc.language.isozh_TW-
dc.subject鎖相迴路zh_TW
dc.subject無線功率傳輸zh_TW
dc.subject波束成型zh_TW
dc.subjectFPGAzh_TW
dc.subjectBeamformingen
dc.subjectWireless power transferen
dc.subjectFPGAen
dc.subjectPhase-locked loop (PLL)en
dc.title基於快速鎖定鎖相迴路及FPGA的無線能量傳輸波束成型系統zh_TW
dc.titleA beamforming system for wireless power transfer based on fast-locked PLLs and FPGAen
dc.typeThesis-
dc.date.schoolyear113-1-
dc.description.degree碩士-
dc.contributor.oralexamcommittee陳彥廷;林昭志zh_TW
dc.contributor.oralexamcommitteeYen-Ting Chen;Jau-Jr Linen
dc.subject.keyword無線功率傳輸,波束成型,鎖相迴路,FPGA,zh_TW
dc.subject.keywordWireless power transfer,Beamforming,Phase-locked loop (PLL),FPGA,en
dc.relation.page73-
dc.identifier.doi10.6342/NTU202404780-
dc.rights.note未授權-
dc.date.accepted2024-12-26-
dc.contributor.author-college工學院-
dc.contributor.author-dept工程科學及海洋工程學系-
dc.date.embargo-liftN/A-
顯示於系所單位:工程科學及海洋工程學系

文件中的檔案:
檔案 大小格式 
ntu-113-1.pdf
  未授權公開取用
4.43 MBAdobe PDF
顯示文件簡單紀錄


系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。

社群連結
聯絡資訊
10617臺北市大安區羅斯福路四段1號
No.1 Sec.4, Roosevelt Rd., Taipei, Taiwan, R.O.C. 106
Tel: (02)33662353
Email: ntuetds@ntu.edu.tw
意見箱
相關連結
館藏目錄
國內圖書館整合查詢 MetaCat
臺大學術典藏 NTU Scholars
臺大圖書館數位典藏館
本站聲明
© NTU Library All Rights Reserved