請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/95408完整後設資料紀錄
| DC 欄位 | 值 | 語言 |
|---|---|---|
| dc.contributor.advisor | 張子璿 | zh_TW |
| dc.contributor.advisor | Tzu-Hsuan Chang | en |
| dc.contributor.author | 張宇蕎 | zh_TW |
| dc.contributor.author | Yu-Chiao Chang | en |
| dc.date.accessioned | 2024-09-06T16:24:30Z | - |
| dc.date.available | 2024-09-07 | - |
| dc.date.copyright | 2024-09-06 | - |
| dc.date.issued | 2024 | - |
| dc.date.submitted | 2024-08-14 | - |
| dc.identifier.citation | [1] G. E. Moore, "Cramming more components onto integrated circuits," Proceedings of the IEEE, vol. 86, no. 1, pp. 82-85, 1998.
[2] Y. Xie, C. Bao, Y. Liu, and A. Srivastava, "2.5 D/3D integration technologies for circuit obfuscation," in 2016 17th International Workshop on Microprocessor and SOC Test and Verification (MTV), 2016: IEEE, pp. 39-44. [3] P. Ramm et al., "3D integration technology: Status and application development," in 2010 Proceedings of ESSCIRC, 2010: IEEE, pp. 9-16. [4] LI, Li, et al. Reliability challenges in 2.5 D and 3D IC integration. In: 2017 IEEE 67th Electronic Components and Technology Conference (ECTC). IEEE, 2017. p. 1504-1509. [5] WEN, Yingfeng, et al. Advances on thermally conductive epoxy‐based composites as electronic packaging underfill materials—a review. Advanced Materials, 2022, 34.52: 2201023. [6] M. Töpper, T. Braun, and R. Aschenbrenner, "Electronic packaging for future electronic systems," Journal Chip Scale Review, vol. 24, no. 4, pp. 10-14, 2020. [7] J. H. Lau and T. G. Yue, "Thermal management of 3D IC integration with TSV (through silicon via)," in 2009 59th Electronic Components and Technology Conference, 2009: IEEE, pp. 635-640. [8] LAU, John H. Evolution, challenge, and outlook of TSV, 3D IC integration and 3D silicon integration. In: 2011 International symposium on advanced packaging materials (APM). IEEE, 2011. p. 462-488. [9] LAU, John H. Recent advances and new trends in flip chip technology. Journal of Electronic Packaging, 2016, 138.3: 030802. [10] ZHANG, Zhuqing; WONG, C. P. Recent advances in flip-chip underfill: materials, process, and reliability. IEEE transactions on advanced packaging, 2004, 27.3: 515-524. [11] TONG, Ho-Ming; LAI, Yi-Shao; WONG, C. P. (ed.). Advanced flip chip packaging. Boston, MA, USA: Springer US, 2013. [12] SHI, Songhua; WONG, C. P. Recent advances in the development of no-flow underfill encapsulants-a practical approach towards the actual manufacturing application. IEEE Transactions on Electronics Packaging Manufacturing, 1999, 22.4: 331-339. [13] TOYOZAWA, Kenji, et al. Development of copper wire bonding application technology. IEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1990, 13.4: 667-672. [14] SCALZO, Mario, et al. Addressing the challenge of head-in-pillow defects in electronics assembly. Indium Corporation Technical Library, 2009. [15] HU, Han-Wen; CHEN, Kuan-Neng. Development of low temperature CuCu bonding and hybrid bonding for three-dimensional integrated circuits (3D IC). Microelectronics Reliability, 2021, 127: 114412. [16] GAO, Guilian, et al. Low temperature Cu interconnect with chip to wafer hybrid bonding. In: 2019 IEEE 69th Electronic Components and Technology Conference (ECTC). IEEE, 2019. p. 628-635. [17] GAO, Jie, et al. Dispersion of carbon fibers in cement-based composites with different mixing methods. Construction and Building Materials, 2017, 134: 220-227. [18] J. R. Potts, D. R. Dreyer, C. W. Bielawski, and R. S. Ruoff, "Graphene-based polymer nanocomposites," Polymer, vol. 52, no. 1, pp. 5-25, 2011. [19] LI, Zhenxing, et al. Effect of mixing methods on the dispersion of fibers in the gypsum matrix and performance improvement mechanism. Construction and Building Materials, 2022, 320: 126193. [20] D. Nuvoli et al., "High concentration few-layer graphene sheets obtained by liquid phase exfoliation of graphite in ionic liquid," Journal of Materials Chemistry, vol. 21, no. 10, pp. 3428-3431, 2011. [21] SHOKRIEH, M. M., et al. Flexural fatigue behavior of synthesized graphene/carbon-nanofiber/epoxy hybrid nanocomposites. Materials & Design (1980-2015), 2014, 62: 401-408. [22] MORISADA, Yoshiaki, et al. Mechanical properties of SiC composites incorporating SiC-coated multi-walled carbon nanotubes. International Journal of Refractory Metals and Hard Materials, 2007, 25.4: 322-327. [23] ZHAO, Ke; LI, Kaiyuan; WANG, Yiguang. Rapid densification of C/SiC composite by incorporating SiC nanowires. Composites Part B: Engineering, 2013, 45.1: 1583-1586. [24] CHISHOLM, Nathaniel, et al. Fabrication and mechanical characterization of carbon/SiC-epoxy nanocomposites. Composite structures, 2005, 67.1: 115-124. [25] PAPAGEORGIOU, Dimitrios G.; KINLOCH, Ian A.; YOUNG, Robert J. Mechanical properties of graphene and graphene-based nanocomposites. Progress in materials science, 2017, 90: 75-127. [26] IQBAL, AKM Asif, et al. Graphene-based nanocomposites and their fabrication, mechanical properties and applications. Materialia, 2020, 12: 100815. [27] N. Song, D. Jiao, P. Ding, S. Cui, S. Tang, and L. Shi, "Anisotropic thermally conductive flexible films based on nanofibrillated cellulose and aligned graphene nanosheets," Journal of Materials Chemistry C, vol. 4, no. 2, pp. 305-314, 2016. [28] ZHOU, Tianle, et al. Improved thermal conductivity of epoxy composites using a hybrid multi-walled carbon nanotube/micro-SiC filler. Carbon, 2010, 48.4: 1171-1176. [29] ADAMSON, Michael J. Thermal expansion and swelling of cured epoxy resin used in graphite/epoxy composite materials. Journal of materials science, 1980, 15: 1736-1745. [30] HU, Xuan, et al. Mapping thermal expansion coefficients in freestanding 2D materials at the nanometer scale. Physical review letters, 2018, 120.5: 055902. [31] SHI, Zhan, et al. Influence of microstructural features on thermal expansion coefficient in graphene/epoxy composites. Heliyon, 2016, 2.3. [32] SZEWCZAK, Andrzej; SZELAG, Maciej. Modifications of Epoxy Resins and their Influence on their Viscosity. In: IOP Conference Series: Materials Science and Engineering. IOP Publishing, 2019. p. 022038. [33] MARTIN-GALLEGO, Mario, et al. Comparison of filler percolation and mechanical properties in graphene and carbon nanotubes filled epoxy nanocomposites. European Polymer Journal, 2013, 49.6: 1347-1353. [34] W. Thongruang, R. J. Spontak, and C. M. Balik, "Correlated electrical conductivity and mechanical property analysis of high-density polyethylene filled with graphite and carbon fiber," Polymer, vol. 43, no. 8, pp. 2279-2286, 2002. [35] YU, Cuiping, et al. Enhanced through-plane thermal conductivity of boron nitride/epoxy composites. Composites Part A: Applied Science and Manufacturing, 2017, 98: 25-31. [36] HU, Yang, et al. Novel micro-nano epoxy composites for electronic packaging application: Balance of thermal conductivity and processability. Composites Science and Technology, 2021, 209: 108760. [37] DERAKHSHANDEH, Jaber, et al. 3D stacking using bump-less process for sub 10um pitch interconnects. In: 2016 IEEE 66th Electronic Components and Technology Conference (ECTC). IEEE, 2016. p. 128-133. [38] PASCARELLA, Nathan W.; BALDWIN, Daniel F. Compression flow modeling of underfill encapsulants for low cost flip-chip assembly. IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part C, 1998, 21.4: 325-335. [39] CHEN, K. M., et al. Effects of underfill materials on the reliability of low-K flip-chip packaging. Microelectronics Reliability, 2006, 46.1: 155-163. [40] YU, Zuliang; BOSECK, Siegfried. Scanning acoustic microscopy and its applications to material characterization. Reviews of Modern Physics, 1995, 67.4: 863. [41] ARYAN, Pouria; SAMPATH, Santhakumar; SOHN, Hoon. An overview of non-destructive testing methods for integrated circuit packaging inspection. Sensors, 2018, 18.7: 1981. [42] LEE, Hyunseong, et al. Damage detection technique using ultrasonic guided waves and outlier detection: Application to interface delamination diagnosis of integrated circuit package. Mechanical Systems and Signal Processing, 2021, 160: 107884. [43] LEE, Sang Hwui; CHEN, Kuan-Neng; LU, James Jian-Qiang. Wafer-to-wafer alignment for three-dimensional integration: A review. Journal of Microelectromechanical Systems, 2011, 20.4: 885-898. | - |
| dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/95408 | - |
| dc.description.abstract | 摩爾定律自1965年由戈登·摩爾提出以來,一直是半導體行業技術進步的指導原則,預測電晶體數量每兩年將增加一倍。然而,隨著技術進步,摩爾定律正面臨著前所未有的瓶頸。首先,電晶體尺寸接近物理極限,難以再縮小。當電晶體尺寸進入奈米級別時,量子效應和隧穿電流等問題變得顯著,影響了電晶體的可靠性和效率。其次,製造工藝的複雜性和成本急劇增加,先進工藝節點需要極紫外光刻(EUV)等昂貴設備,使得每一次技術迭代的投入巨大成本。最後,熱管理成為一大挑戰,密集的電晶體排列導致晶片的散熱問題難以解決,這些瓶頸使得半導體行業試圖尋找新的技術途徑,以繼續推動性能提升和成本降低。散熱的熱管理在現代電子設備中相當重要,特別是在高性能應用和密集的三維積體電路中。隨著電晶體數量和運行速度的不斷增加,熱量的聚集成為一大挑戰。為了有效管理散熱,高導熱材料的應用、創新的封裝設計以及先進的冷卻方法都是關鍵。例如,將石墨烯等高導熱材料引入封裝材料中,可以明顯提高熱導率,從而有效散熱。此外,先進的封裝設計,如通過矽通孔(TSV)技術實現的三維堆疊,不僅增強了熱傳導,還縮短了電信號傳輸的距離。這些熱管理技術,可以大幅提升電子設備的性能和可靠性,確保其在高溫環境下穩定運行。
因應熱管理在電子封裝的重要性,在本篇碩士論文研究中,我們團隊引入並成功研發將碳化矽 (SiC) 填料融入先前成功做出以石墨烯為基底的環氧樹酯複合材料中,大幅提升垂直方向熱傳導率,且依然保有良好的水平熱導特性。在電子封裝中添加碳化矽 (SiC) 填料於環氧樹脂中,可以提升材料的垂直熱導率。環氧樹脂作為常用的封裝材料,其本身的熱導率有限,難以滿足高性能電子元件的散熱需求。通過將碳化矽填料均勻分佈在環氧樹脂中,能夠有效提高整體熱導性能,尤其是垂直方向的熱導率。碳化矽具有優異的熱導率和熱穩定性,能快速將熱量從熱源區域傳導至散熱器,從而減少熱聚集現象,提高電子元件的可靠性和使用壽命。這種特性環氧樹脂不僅能支持更高功率和更密集的封裝設計,還能通過調整SiC填料的濃度和分佈,針對不同應用需求進行熱管理性能的精確調整,達到最佳的散熱效果。此外,為了驗證此材料依然擁有很好的機械特性,我們找到在黏度與熱膨脹係數最適合的範圍,並利用模擬得到此複合材料的熱流途徑。最後,利用此複合材料在矽基板加上助焊劑進行覆晶晶片接合,確保了穩定的電和機械特性的連接。透過此製程也確保了經由毛細現象完全的填充於空隙中,使用石墨烯基底複合材料實現了接近 100% 的填充。這些進展不僅增強了熱能管理和結構完整性,也證明了我們的方法在下一代電子封裝解決方案中的實際可行性。 | zh_TW |
| dc.description.abstract | Since its introduction by Gordon Moore in 1965, Moore's Law has been a guiding principle for technological advancements in the semiconductor industry, predicting that the number of transistors on a chip would double approximately every two years, thereby increasing performance and reducing costs. However, as technology advances, Moore's Law faces unprecedented challenges. Firstly, transistor sizes are approaching their physical limits, making further miniaturization difficult. When transistor sizes reach the nanoscale, issues such as quantum effects and tunneling currents become significant, affecting transistor reliability and efficiency. Secondly, the complexity and cost of manufacturing processes have skyrocketed, with advanced nodes requiring expensive equipment like extreme ultraviolet (EUV) lithography, leading to enormous investments for each technological iteration. Lastly, thermal management has become a major challenge, as densely packed transistors lead to heat dissipation issues. Effective thermal management is crucial in modern electronic devices, especially high-performance applications, and dense 3D ICs. As the number and speed of transistors increase, heat accumulation becomes a significant challenge. Critical strategies for managing heat effectively include using high thermal conductivity materials, innovative packaging designs, and advanced cooling methods. For example, incorporating high thermal conductivity materials like graphene into packaging materials can significantly enhance thermal conductivity, thereby improving heat dissipation. These thermal management techniques can significantly improve the performance and reliability of electronic devices, ensuring stable operation in high-temperature environments.
Given the critical role of thermal management in electronic packaging, this master's thesis research introduces and successfully develops a method to incorporate silicon carbide (SiC) filler into a previously developed graphene-based epoxy composite material. This innovation significantly enhances out-of-plane thermal conductivity while maintaining excellent in-plane thermal properties. Adding SiC filler to epoxy resin in electronic packaging can markedly improve the material's out-of-plane thermal conductivity. Epoxy resin, a commonly used packaging material, has limited thermal conductivity, making it insufficient for the heat dissipation needs of high-performance electronic components. By uniformly distributing SiC filler within the epoxy resin, the overall thermal conductivity, particularly in the out-of-plane direction, can be effectively enhanced. SiC possesses excellent thermal conductivity and thermal stability, allowing for the rapid transfer of heat from heat sources to heat sinks, thereby reducing heat accumulation, and improving the reliability and lifespan of electronic components. Furthermore, to ensure that this material retains excellent mechanical properties, we identified the optimal range for viscosity and thermal expansion coefficient and used simulations to determine the heat flow path within the composite material. Finally, we applied this composite material to a silicon substrate with flux for flip-chip bonding, ensuring stable electrical and mechanical connections. This process also ensured the filling of gaps through capillary action, achieving nearly 100% filling with graphene-based composite material. These advancements not only enhance thermal management and structural integrity but also demonstrate the practical feasibility of our approach for next-generation electronic packaging solutions, providing reassurance about the applicability of our research. | en |
| dc.description.provenance | Submitted by admin ntu (admin@lib.ntu.edu.tw) on 2024-09-06T16:24:30Z No. of bitstreams: 0 | en |
| dc.description.provenance | Made available in DSpace on 2024-09-06T16:24:30Z (GMT). No. of bitstreams: 0 | en |
| dc.description.tableofcontents | 致謝 i
摘要 ii Abstract iv Contents vi List of Figures viii List of Tables xi Chapter 1: Introduction 1 1.1 Introduction to Moore's Law and the Development of 3D IC Technology 1 1.2 The importance of the thermal management 4 1.3 Thermal Management in the Application of 3DICs 5 1.4 Fundamental Requirements and Recent Advancements in Underfill Material 7 1.5 Recent Advancements in Underfill Material by Incorporating High Conductive Filler 9 1.6 Conclusion 11 Chapter 2: Evolution of encapsulation technology 12 2.1 Introduction to Packaging 13 2.2 Development of the flip chip and current progress 14 2.3 No flow underfill bonding 16 2.4 Comparison of the wire bonding and the flip chip bonding 18 2.5 Issues in flip chip bonding 19 2.6 Hybrid bonding with the no-flow underfill 21 2.7 Conclusion 22 Chapter 3: Enhancement of thermal conductivity of the Graphene-based composites 23 3.1 Premix method of the Graphene /CNF film 23 3.2 Fabrication of the Graphene/CNF/epoxy composites 26 3.3 Incorporating SiC into Graphene/CNF/epoxy composites 27 3.4 Mechanical properties of the Graphene-based composites 31 3.5 Time-dependent thermal simulation of the Graphene-based composites 40 3.6 Packaging new composite materials in chip carrier 41 3.7 Packaged driver IC with graphene-based composite 42 3.8 Conclusion 44 Chapter 4: Underfill Packaging With Graphene-based composites 44 4.1 Recent advances and new trends in flip chip technology 45 4.1.1 Flip chip package on different substrate 46 4.2 Underfill packaging through capillarity with the dispenser 49 4.3 Scanning Acoustic Tomography (SAT) measurement 51 4.3.1 Void detection by ultrasonic method 52 4.3.2 Analysis of the particles size and underfill coverage 54 4.4 Small pitch Cu pattern bonding 56 4.5 Conclusion 59 Chapter 5: Conclusion and Future Work 60 Reference 62 | - |
| dc.language.iso | en | - |
| dc.subject | 垂直方向導熱 | zh_TW |
| dc.subject | 2D 材料 | zh_TW |
| dc.subject | 石墨烯 | zh_TW |
| dc.subject | 散熱 | zh_TW |
| dc.subject | 覆晶晶片接合 | zh_TW |
| dc.subject | Graphene | en |
| dc.subject | out-of-plane thermal conductivity | en |
| dc.subject | flip chip bonding | en |
| dc.subject | heat dissipation | en |
| dc.subject | 2D material | en |
| dc.title | 基於二維材料均勻分散的超高熱導複合材料應用於覆晶晶片封裝之研究 | zh_TW |
| dc.title | Study of ultra-high thermal conductivity composites based on uniform dispersion of two-dimensional materials for flip chip packaging applications | en |
| dc.type | Thesis | - |
| dc.date.schoolyear | 112-2 | - |
| dc.description.degree | 碩士 | - |
| dc.contributor.oralexamcommittee | 林致廷;吳肇欣;劉建豪 | zh_TW |
| dc.contributor.oralexamcommittee | Chih-Ting Lin;Chao-Hsin Wu;Chien-Hao Liu | en |
| dc.subject.keyword | 垂直方向導熱,2D 材料,石墨烯,散熱,覆晶晶片接合, | zh_TW |
| dc.subject.keyword | out-of-plane thermal conductivity,2D material,Graphene,heat dissipation,flip chip bonding, | en |
| dc.relation.page | 65 | - |
| dc.identifier.doi | 10.6342/NTU202404258 | - |
| dc.rights.note | 未授權 | - |
| dc.date.accepted | 2024-08-14 | - |
| dc.contributor.author-college | 電機資訊學院 | - |
| dc.contributor.author-dept | 電子工程學研究所 | - |
| 顯示於系所單位: | 電子工程學研究所 | |
文件中的檔案:
| 檔案 | 大小 | 格式 | |
|---|---|---|---|
| ntu-112-2.pdf 未授權公開取用 | 3.63 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。
