請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/8288
標題: | 整合環形陣列天線之射頻收發器設計與系統特性驗證 RF Transceiver Design and System Characteristic Verification with Integrated Circular Array |
作者: | Den-Yao Zheng 鄭登耀 |
指導教授: | 周錫增(Hsi-Tseng Chou) |
關鍵字: | 環形陣列,波束成型系統,電子式波束掃描,射頻收發器, Circular array,beamforming system,electronic beam scanning,RF transceiver, |
出版年 : | 2021 |
學位: | 碩士 |
摘要: | 本論文整合環形陣列天線之射頻收發器設計,環形陣列天線由23個子陣列和波束成形網路組合而成,每個子陣列由八個韋瓦第天線和一個一分八路T型功率分配器組成,工作頻率操作於10 GHz,每個子陣列增益為11.43 dBi,而波束成形網路由二維龍伯透鏡實現,環型陣列天線的增益為19.2 dBi,可產生36°、24°、12°、0°、-12°、-24°、-36°的掃瞄角度。 射頻收發器可分為升降頻電路、切換電路和鎖相迴路振盪器所構成,升降頻電路由混頻器、可變增益放大器、中頻放大器、功率放大器和低雜訊放大器構成,射頻端操作頻率為8 GHz到12 GHz,中頻端操作頻率為3 GHz到4.5 GHz,訊號從中頻升到射頻提供32dB的增益,訊號從射頻降到中頻提供30dB的增益;切換電路由兩個單刀雙擲開關和兩個單刀四擲開關組成,可以使用微控制器或是指撥開關控制傳輸路徑,於10GHz的損耗為5.8dB;鎖相迴路振盪器輸出頻率從3.4GHz到6.8GHz,內部共有13個暫存器,可透過為控制器修改暫存器內容,設定輸出頻率。 將環形陣列天線和射頻收發器整合量測,驗證電子式水平掃描的功能,確認升降頻電路能給予環形陣列天線額外增益,並使用軟體無線電驗證數位通訊傳輸的可行性。 This paper integrates the RF transceiver design of the circular array antenna. The circular array antenna is composed of 23 sub-arrays and a beamforming network. Each sub-array is composed of eight Vivaldi antennas and an eight-way T-type power divider. The frequency is operating at 10 GHz, and the gain of each sub-array is 11.43 dBi. The beamforming network is realized by a 2D Luneburg lens. The gain of the ring array antenna is 19.2 dBi, which can scan angles of 36°, 24°, 12°, 0° -12°, -24°, -36°. The RF transceiver can be divided into up/down converter, switching circuit and phase-locked oscillator. The up/down converter is composed of mixer, variable gain amplifier, IF amplifier, power amplifier and low noise amplifier. The RF is operating at 8 GHz to 12 GHz, and the IF is operating at 3 GHz to 4.5 GHz. The signal rises from the IF to the RF to provide a gain of 32dB, and the signal falls from the RF to the IF to provide a gain of 30dB; the switch circuit consists of two SPDT switch and two SP4T switches can be used to control the transmission path by using a microcontroller or a DIP switch. The loss at 10GHz is 5.8dB; The output frequency of the phase-locked loop oscillator is from 3.4GHz to 6.8GHz. There are 13 registers. The output frequency can be set by modifying the contents of the register for the microcontroller. Integrate measurement with circular array antenna and RF transceiver to verify the function of electronic horizontal scanning. The up/down converter circuit can give the circular array antenna additional gain. Use SDR to verify the feasibility of digital communication transmission. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/8288 |
DOI: | 10.6342/NTU202100829 |
全文授權: | 同意授權(全球公開) |
顯示於系所單位: | 電信工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
U0001-1404202114111000.pdf | 7.62 MB | Adobe PDF | 檢視/開啟 |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。