請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/78100
標題: | 具有電子束位置精度、電子光學系統效能與結合製造可行性之改善的多電子束直寫系統設計 Design of Multiple-Electron-Beam–Direct-Write Systems with Improvements in Beam Placement Accuracy, Electron-Optical System Performances, and Associated Manufacturability |
作者: | Sheng-Yung Chen 陳勝勇 |
指導教授: | 蔡坤諭(Kuen-Yu Tsai) |
關鍵字: | 電子束直寫,電子光學系統,圖案製作真確度,電子束飄移,無光罩微影, Electron-beam–direct-write,Electron-optical system,Patterning fidelity,Beam drift,MPML2,Maskless lithography, |
出版年 : | 2016 |
學位: | 博士 |
摘要: | 多電子束直寫(MEBDW)微影系統已被提出來提高半導體製造之吞吐量。利用微機電系統製程技術來製造電子光學系統(EOS)可大幅縮減電子束微影系統的尺寸,大量的電子束能夠被整合與驅動來對基材曝寫。然而,在微型化的電子光學系統中,電子束漂移會嚴重地侵蝕電子束的質量。此外,在傳統的電子光學系統設計流程中,聚焦特性是典型的性能指標。但他們忽略了幾個顯著設計因素,包括電極和電介質層的電崩潰、微影圖案製作真確度、電子光學系統之製造可行性與電子光學系統結構製造之覆蓋要求。為改善電子束位置精度,一個符合21 奈米半間距節點及以下之新的多電子束微影系統架構設計在此被提出來。基於原本提出用來增加吞吐量之大量平行無光罩微影系統(MPML2)加上一個叫做電子束位置監測系統(BPMS)的偵測模組。電子束的位置可透過提出的電子束漂移檢測演算法
來被實時監視,以用來啟動電子束飄移補償來滿足國際半導體技術發展藍圖(ITRS)中電路覆蓋的規格。此外,為改善電子光學系統效能與可製造性,一個直接整合了顯著設計因素來做數值最佳化之新的電子光學系統設計到製造流程被提出了。它有兩個主要部分,一個是用於電子光學系統設計參數最佳化,與另一個是電子光學系統製造。初步模擬結果指出,無崩潰之電子光學系統設計可被達成,且所得的光阻圖案製作真確度可滿足ITRS 在21 奈米半間距節點中的規範。電子光學系統元件的製造誤差和結構之覆蓋要求也被一併列入考慮來改善製程量率。該篇所提出的BPMS 增強模組和電子光學系統設計到製造流程也可應用於各種不同多電子束直寫系統以及電子束的其他工業應用。 Multiple-electron-beam–direct-write (MEBDW) lithography systems were proposed to increase throughput in semiconductor manufacturing. Numerous electron beams can be integrated and driven simultaneously for substrate exposure using electron-optical systems (EOSs) fabricated with micro-electromechanical system processes to substantially reduce the size of electron beam lithography systems. However, electron beam drift can seriously undermine the beam quality of the miniaturized EOSs. Besides, in conventional EOS design optimization flows, focusing properties are the typical performance indices. They neglected several significant design factors including electrical breakdown of electrodes and dielectric layers, patterning fidelity, manufacturability of the EOSs, and overlay requirements in the EOS structure fabrication. To improve beam placement accuracy, a new MEBDW lithography system architecture design is proposed for the 21-nm half-pitch node and beyond. It is based on augmenting a previously proposed massively parallel maskless lithography (MPML2) system for throughput improvement, by adding a detection module called beam position monitoring system (BPMS). The positions of the electron beams can be monitored in real time with a proposed beam drift detection algorithm to enable beam drift compensation for meeting the circuit overlay specifications of International Technology Roadmap for Semiconductors (ITRS). Moreover, to improve EOS performance and manufacturability, a new EOS design-to-manufacturing flow that directly incorporates the significant design factors into numerical optimization is proposed. It has two main parts, one for EOS design parameter optimization and the other for EOS manufacturing. Preliminary simulation results indicate that a breakdown-free EOS design is achievable, and the resulting resist patterning fidelity can meet the ITRS 21-nm half-pitch node specifications. The EOS component fabrication errors and the overlay requirements of the EOS structure can also be taken into account to improve the fabrication yield. The proposed BPMS augmentation and the EOS design-to-manufacturing flow are applicable to various MEBDW lithography systems and systems for other industrial applications. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/78100 |
DOI: | 10.6342/NTU201603078 |
全文授權: | 有償授權 |
電子全文公開日期: | 2026-12-31 |
顯示於系所單位: | 電機工程學系 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-105-F94921051-1.pdf 目前未授權公開取用 | 4.15 MB | Adobe PDF | 檢視/開啟 |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。