請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/78044
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 李泰成(Tai-Cheng Lee) | |
dc.contributor.author | Pang-Yen Chin | en |
dc.contributor.author | 金邦諺 | zh_TW |
dc.date.accessioned | 2021-07-11T14:40:33Z | - |
dc.date.available | 2026-12-31 | |
dc.date.copyright | 2017-02-21 | |
dc.date.issued | 2016 | |
dc.date.submitted | 2016-11-03 | |
dc.identifier.citation | [1] Wenhua Yang, William Schofield, Hajime Shibata, Sudhir Korrapati, Ali Shaikh, Nazmy Abaskharoun, and Dave Ribner, “A 100mW 10MHz-BW CT ΔΣ Modulator with 87dB DR and 91dBc IMD,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2008, pp. 498–631.
[2] Chongjun Ding, Liang Zou, Matthias Keller, and Yiannos Manoli, “Approaches to Digital Compensation of Excess Loop Delay in Continuous-Time Delta-Sigma Modulators Using a Scaled Quantizer,” in Proc. IEEE Int. Symp. Circuits Syst., May 2012, pp. 3001–3004. [3] Trevor Caldwell, David Alldred, and Zhao Li, “A Reconfigurable ΔΣ ADC With Up to 100 MHz Bandwidth Using Flash Reference Shuffling,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 8, pp. 2263–2271, Aug. 2014. [4] Stacy Ho, Chi-Lun Lo, Jiayun Ru, and Jialin Zhao, “A 23 mW, 73 dB Dynamic Range, 80 MHz BW Continuous-Time Delta-Sigma Modulator in 20nm CMOS,” IEEE J. Solid-State Circuits, vol. 50, no. 4, pp. 908–919, Apr. 2015. [5] Stacy Ho, Chi-Lun Lo, Zhiyu Ru, and Jialin Zhao, “A 23mW, 73dB Dynamic Range, 80MHz BW Continuous-Time Delta-Sigma Modulator in 20nm CMOS,” in IEEE Symp. VLSI Circuits Dig. Tech. Papers, June 2014, pp. 1–2. [6] Muhammed Bolatkale, Lucien J. Breems, Robert Rutten, and Kofi A. A. Makinwa, “A 4 GHz Continuous-Time ΔΣ ADC With 70 dB DR and –74 dBFS THD in 125 MHz BW,” IEEE J. Solid-State Circuits, vol. 46, no. 12, pp. 2857–2868, Dec. 2011. [7] Muhammed Bolatkale, Lucien J. Breems, Robert Rutten, and Kofi A. A. Makinwa, “A 4GHz CT ΔΣ ADC with 70dB DR and –74dBFS THD in 125MHz BW,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2011, pp. 470–472. [8] Friedel Gerfers, Maurits Ortmanns, and Yiannos Manoli, “A 1.5-V 12-bit Power-Efficient Continuous-Time Third-Order ΣΔ Modulator,” IEEE J. Solid-State Circuits, vol. 38, no. 8, pp. 1343–1352, Aug. 2003. [9] Shanthi Pavan, “Excess Loop Delay Compensation in Continuous-Time Delta-Sigma Modulators,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 11, pp. 1119–1123, Nov. 2008. [10] Shouli Yan and Edgar Sánchez-Sinencio, “A Continuous-Time ΣΔ Modulator With 88-dB Dynamic Range and 1.1-MHz Signal Bandwidth,” IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 75–86, Jan. 2004. [11] Hyungil Chae, Jaehun Jeong, Gabriele Manganaro, and Michael P. Flynn, “A 12 mW Low Power Continuous-Time Bandpass ΔΣ Modulator With 58 dB SNDR and 24 MHz Bandwidth at 200 MHz IF,” IEEE J. Solid-State Circuits, vol. 49, no. 2, pp. 405–415, Feb. 2014. [12] Bo Xia, Shouli Yan, and Edgar Sánchez-Sinencio, “An RC Time Constant Auto-Tuning Structure for High Linearity Continuous-Time ΣΔ Modulators and Active Filters,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 11, pp. 2179–2188, Nov. 2004. [13] Yun-Shiang Shu, Jui-Yuan Tsai, Ping Chen, Tien-Yu Lo, and Pao-Cheng Chiu, “A 28fJ/conv-step CT ΔΣ Modulator with 78dB DR and 18MHz BW in 28nm CMOS Using a Highly Digital Multibit Quantizer,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2013, pp. 268–269. [14] Yunzhi Dong, Richard Schreier, Wenhua Yang, Sudhir Korrapati, and Ali Sheikholeslami, “A 235mW CT 0-3 MASH ADC Achieving -167dBFS/Hz NSD with 53MHz BW,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2014, pp. 480–481. [15] Gerhard Mitteregger, Christian Ebner, Stephan Mechnig, Thomas Blon, Christophe Holuigue, and Ernesto Romani, “A 20-mW 640-MHz CMOS Continuous-Time ΣΔ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB,” IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2641–2649, Dec. 2006. [16] Weinan Gao, Omid Shoaei, and W. Martin Snelgrove, “Excess Loop Delay Effects in Continuous-Time Delta-Sigma Modulators and the Compensation Solution,” in Proc. IEEE Int. Symp. Circuits Syst., June 1997, pp. 65–68. [17] Yun-Shiang Hsu, Junpei Kamiishi, Koji Tomioka, Koichi Hamashita, and Bang-Sup Song, “LMS-Based Noise Leakage Calibration of Cascaded Continuous-Time ΔΣ Modulators,” IEEE J. Solid-State Circuits, vol. 45, no. 2, pp. 368–379, Feb. 2010. [18] Yun-Shiang Shu, Bang-Sup Song, and Kantilal Bacrania, “A 65nm CMOS CT ΔΣ Modulator with 81dB DR and 8MHz BW Auto-Tuned by Pulse Injection,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2008, pp. 500–631. [19] Hung-Chieh Tsai, Chi-Lun Lo, Chen-Yen Ho, and Yu-Hsin Lin, “A 64-fJ/Conv.-Step Continuous-Time ΣΔ Modulator in 40-nm CMOS Using Asynchronous SAR Quantizer and Digital ΔΣ Truncator,” IEEE J. Solid-State Circuits, vol. 48, no. 11, pp. 2637–2648, Nov. 2013. [20] Morteza Vadipour, Calvin Chen, Ahmad Yazdi, Mohammad Nariman, Tom Li, Patrick Kilcoyne, and Hooman Darabi, “A 2.1mW/3.2mW Delay-Compensated GSM/WCDMA ΣΔ Analog-Digital Converter,” in IEEE Symp. VLSI Circuits Dig. Tech. Papers, June 2008, pp. 180–181. [21] John G. Kauffman, Pascal Witte, Joachim Becker, and Maurits Ortmanns, “An 8mW 50MS/s CT ΔΣ Modulator with 81dB SFDR and Digital Background DAC Linearizaton,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2011, pp. 472–474. [22] Mattias Andersson, Martin Anderson, Lars Sundström, Sven Mattisson, and Pietro Andreani, “A Filtering ΔΣ ADC for LTE and Beyond,” IEEE J. Solid-State Circuits, vol. 49, no. 7, pp. 1535–1547, July 2014. [23] John G. Kauffman, Pascal Witte, Matthias Lehmann, Joachim Becker, Yiannos Manoli, and Maurits Ortmanns, “A 72dB DR, CT ΔΣ Modulator Using Digitally Estimated, Auxiliary DAC Linearization Achieving 88fJ/conv-step in a 25 MHz BW,” IEEE J. Solid-State Circuits, vol. 49, no. 2, pp. 392–404, Feb. 2014. [24] Philip M. Chopp and Anas A. Hamoui, “A 1-V 13-mW Single-Path Frequency-Translating ΔΣ Modulator With 55-dB SNDR and 4-MHz Bandwidth at 225 MHz,” IEEE J. Solid-State Circuits, vol. 48, no. 2, pp. 392–404, Feb. 2013. [25] Paul Fontaine, Ahmed N. Mohieldin, and Abdellatif Bellaouar, “A Low-Noise Low-Voltage CT ΔΣ Modulator with Digital Compensation of Excess Loop Delay,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2005, pp. 498–613. [26] Ganesh K. Balachandran, Venkatesh Srinivasan, Vijay Rentala, and Srinath Ramaswamy, “A 1.16mW 69dB SNR (1.2MHz BW) Continuous Time ΣΔ ADC with Immunity to Clock Jitter,” in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2010, pp. 1–4. [27] Venkatesh Srinivasan, Victoria Wang, Patrick Satarzadeh, Baher Haroun, and Macro Corsi, “A 20mW 61dB SNDR (60MHz BW) 1b 3rd-Order Continuous-Time Delta-Sigma Modulator Clocked at 6GHz in 45nm CMOS,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2012, pp. 158–160. [28] Jiageng Huang, Shiliang Yang, and Jie Yuan, “A 10-MHz Bandwidth 70-dB SNDR 640MS/s Continuous-Time ΣΔ ADC Using Gm-C Filter with Nonlinear Feedback DAC Calibration,” in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2013, pp. 1–4. [29] Jesus Arias, Peter Kiss, Vladimir Prodanov, Vito Boccuzzi, Mihai Banu, David Bisbal, Jacinto San Pablo, Luis Quintanilla, and Juan Barbolla, “A 32-mW 320-MHz Continuous-Time Complex Delta-Sigma ADC for Multi-Mode Wireless-LAN Receivers,” IEEE J. Solid-State Circuits, vol. 41, no. 2, pp. 339–351, Feb. 2006. [30] Jurgen Deveugele and Michiel S. J. Steyaert, “A 10-bit 250-MS/s Binary-Weighted Current-Steering DAC,” IEEE J. Solid-State Circuits, vol. 41, no. 2, pp. 320–329, Feb. 2006. [31] Douglas A. Mercer, “Low-Power Approaches to High-Speed Current-Steering Digital-to-Analog Converters in 0.18-µm CMOS,” IEEE J. Solid-State Circuits, vol. 42, no. 8, pp. 1688–1698, Aug. 2007. [32] Chi-Hung Lin and Klaas Bult, “A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2,” IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1948–1958, Dec. 1998. [33] Chi-Hung Lin, Frank M. L. van der Goes, Jan R. Westra, Jan Mulder, Yu Lin, Erol Arslan, Emre Ayranci, Xiaodong Liu, and Klaas Bult, “A 12 bit 2.9 GS/s DAC With IM3 < –60 dBc Beyond 1 GHz in 65 nm CMOS,” IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3285–3293, Dec. 2009. [34] Wei-Te Lin, Hung-Yi Huang, and Tai-Haur Kuo, “A 12-bit 40 nm DAC Achieving SFDR > 70 dB at 1.6 GS/s and IMD < -61dB at 2.8 GS/s With DEMDRZ Technique,” IEEE J. Solid-State Circuits, vol. 49, no. 3, pp. 708–717, Mar. 2014. [35] Xu Wu, Pieter Palmers, and Michiel S. J. Steyaert, “A 130 nm CMOS 6-bit Full Nyquist 3 GS/s DAC,” IEEE J. Solid-State Circuits, vol. 43, no. 11, pp. 2396–2403, Nov. 2008. [36] A. Van den Bosclz, M. Steyaert, and W. Saizsen, “SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters,” in Proc. IEEE Int. Conf. Electron., Circuits Syst., Sep. 1999, pp. 1193–1196. [37] Anne Van den Bosch, Marc A. F. Borremans, Michel S. J. Steyaert, and Willy Sansen, “A 10-bit 1-GSample/s Nyquist Current-Steering CMOS D/A Converter,” IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 315–324, Mar. 2001. [38] Bharath Kumar Thandri and José Silva-Martínez, “A Robust Feedforward Compensation Scheme for Multistage Operational Transconductance Amplifiers With No Miller Capacitors,” IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 237–243, Feb. 2003. [39] Fan You, Sherif H. K. Embabi, and Edgar Sánchez-Sinencio, “Multistage Amplifier Topologies with Nested Gm-C Compensation,” IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2000–2011, Dec. 1997. [40] Sharvil Patil, Alin Ratiu, Dominique Morche, and Yannis Tsividis, “A 3–10 fJ/conv-step Error-Shaping Alias-Free Continuous-Time ADC,” IEEE J. Solid-State Circuits, vol. 51, no. 4, pp. 908–918, Apr. 2016. [41] Richard Schreier and Gabor C. Temes, Understanding Delta-Sigma Data Converters. New Jersey: Wiley-IEEE Press, 2005. [42] Steven Norsworthy, Richard Schreier, and Gabor C. Temes, Delta-Sigma Data Converters: Theory, Design and Simulation. New Jersey: Wiley-IEEE Press, 1997. [43] Franco Maloberti, Data Converters. Dordrecht, The Netherlands: Springer, 2007. [44] Behzad Razavi, Principles of Data Conversion System Design. New Jersey: Wiley-IEEE Press, 1995. [45] Alan V. Oppenheim, Alan S. Willsky, and S. Hamid Nawab, Signal and Systems, 2nd ed. New Jersey: Prentice-Hall, 1996. [46] Fa-Long Luo, Digital Front-End in Wireless Communications and Broadcasting: Circuits and Signal Processing. New York: Cambridge Univ. Press, 2011. [47] Jonathan H. Fischer, “Noise Sources and Calculation Techniques for Switched Capacitor Filters,” IEEE J. Solid-State Circuits, vol. sc–17, no. 4, pp. 742–752, Aug. 1982. [48] Scoot D. Kulchycki. (2008, Jan.). Continuous-Time Sigma-Delta ADCs [Online]. Available: http://www.ti.com/lit/an/snaa098/snaa098.pdf [49] Richard Schreier. (2000, Jan 14). Delta Sigma Toolbox [Online]. Available: http://www.mathworks.com/matlabcentral/fileexchange/19-delta-sigma-toolbox [50] J. Silva, U. Moon, J. Steensgaard, and G. C. Temes, “Wideband Low-Distortion Delta-Sigma ADC Topology,” Electron. Lett., vol. 37, pp. 737–738, June 2001. [51] Yu-Hsuan Kang, “The Design and Analysis of a Shifted-Averaging VCO-Based Delta-Sigma Modulator,” Master thesis, Graduate Inst. Electron. Eng., Nat. Taiwan Univ., Taipei, Taiwan, 2013. [52] Khiem Nguyen, “Input Common-Mode Voltage Feedback Circuit for Continuous-Time Sigma Delta Analog-to-Digital Converter,” US Patent 7 009 541, Mar. 7, 2006. [53] Rex T. Baird and Terri S. Fiez, “Improved ΔΣ DAC Linearity Using Data Weighted Averaging,” in Proc. IEEE Int. Symp. Circuits Syst., vol. 1, May 1995, pp. 13–16. [54] Russ E. Radke, Aria Eshraghi, and Terri S. Fiez, “A 14-bit Current-Mode ΣΔ DAC Based Upon Rotated Data Weighted Averaging,” IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1074–1084, Aug. 2000. [55] Tze-Chien Wang, Yu-Hsin Lin, and Chun-Cheng Liu, “A 0.022 mm2 98.5 dB SNDR Hybrid Audio ΔΣ Modulator With Digital ELD Compensation in 28 nm CMOS,” IEEE J. Solid-State Circuits, vol. 50, no. 11, pp. 2655–2664, Nov. 2015. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/78044 | - |
dc.description.abstract | 對於能夠支援高達幾千萬赫茲訊號頻寬的連續時間三角積分調變器來說,由於調變器通常操作在幾十億赫茲的取樣頻率之下,最小化迴授路徑中電路的延遲變得更具挑戰性。然而在迴授路徑中除非架構有所改進,動態元件匹配是經常被運用以提高線性度之技術,其所造成的延遲是無法避免的。
此論文呈獻一個四階三位元連續時間三角積分調變器,提出結合高度數位化延遲迴路補償及動態元件匹配之技術,以降低電路在迴授路徑上受到的時間限制,並且減少電路的功耗與面積。此技術經模擬驗證,具有一定的功能,足以使迴路穩定且達到高度訊號雜訊比。 本晶片使用台積電四十奈米互補式金屬氧化物半導體1P10M 製程所實現,經測試分別操作於十六億赫茲和二十億赫茲的取樣頻率,在三千萬赫茲和五千萬赫茲的訊號頻寬下,最高可達64.8dB 及56.5dB 的訊號雜訊失真比。晶片在1.2 伏特與1.5 伏特的電源供應下總共消耗23.65 毫瓦,核心面積僅0.141 平方毫米。 | zh_TW |
dc.description.abstract | For a continuous-time delta-sigma modulator (CTDSM) supporting signal bandwidth up to tens of megahertz, minimizing delay in feedback paths has become more challenging, as the modulator usually operates at multi-gigahertz clock rate. However, for the required linearity, dynamic element matching (DEM) technique has always been used, the delay is inevitable unless there’s an improvement in architecture.
This thesis presents a fourth-order three-bit continuous-time delta-sigma modulator that incorporates highly-digital excess loop delay compensation with dynamic element matching technique, the combination helps relax timing constraint on circuits in feedback paths and reduce power consumption and chip area. Loop stability and noise performance have been observed with functionality by simulation. Fabricated in TSMC 40nm GP 1P10M technology, the proposed CTDSM is tested to operate at 1.6GHz and 2GHz, achieving peak SNDR of 64.8dB and 56.5dB over a 30MHz and 50MHz signal bandwidth, respectively. The chip dissipates 23.65mW from 1.2V/1.5V supplies. And the active area of this modulator occupies only 0.141〖mm〗^2. | en |
dc.description.provenance | Made available in DSpace on 2021-07-11T14:40:33Z (GMT). No. of bitstreams: 1 ntu-105-R02943005-1.pdf: 7572625 bytes, checksum: 44328a079d3d5726cd0ee4e1c7665fd0 (MD5) Previous issue date: 2016 | en |
dc.description.tableofcontents | 謝辭 i
摘要 ii Abstract iii Contents iv List of Figures vii List of Tables xi Chapter 1 Introduction 1 1.1 Motivation 1 1.2 Thesis Organization 2 Chapter 2 Fundamentals of Continuous-Time Delta-Sigma Modulator 4 2.1 Introduction to Oversampling ADC 4 2.2 Introduction to Delta-Sigma Modulators 6 2.2.1 Noise-Shaping Property 7 2.3 Discrete-Time and Continuous-Time Modulator Equivalence 10 2.3.1 Excess Loop Delay 12 Chapter 3 Analysis and Behavioral Simulation for CTDSM 15 3.1 Introduction 15 3.2 Loop Filter Structures 15 3.3 ELD Compensation 19 3.4 DT-to-CT Transformation 23 3.5 Dynamic Range Scaling 24 3.6 Non-Ideal Effects in CTDSM 26 3.6.1 Finite Gain-Bandwidth of Op-Amp 26 3.6.2 White Noise 28 3.6.3 DAC Mismatch 31 3.7 Commonly-Used Structures of ELD Compensation 35 Chapter 4 System-Level Design 42 4.1 Introduction 42 4.2 Proposed Modulator Architecture 42 4.2.1 Loop Filter Structure 42 4.2.2 Highly-Digital ELD Compensation with Reference Voltage Shuffling 48 Chapter 5 Circuit Implementation 66 5.1 Introduction 66 5.2 Op-Amp Design 66 5.3 Current DAC Design 76 5.3.1 DAC Biasing Circuit with DAC Cell 76 5.3.2 DAC Driver 79 5.4 Quantizer 79 5.5 ELD Compensation with DEM 81 5.6 Clock Generator and Output Buffer 86 5.7 Layout Floor Plan 89 5.8 Post-Layout Simulation 90 Chapter 6 Experimental Results 93 6.1 Introduction 93 6.2 Measurement Setups 93 6.2.1 Printed Circuit Board Design 93 6.2.2 Instrument Setup 94 6.3 Measurement Results 96 6.4 Conclusions 104 6.5 Future Works 104 Bibliography 106 | |
dc.language.iso | en | |
dc.title | 結合高度數位化延遲迴路補償及動態元件匹配技術之30/50-MHz頻寬連續時間三角積分調變器 | zh_TW |
dc.title | A 30/50-MHz Bandwidth Continuous-Time Delta-Sigma Modulator Incorporating Highly-Digital ELD Compensation with DEM Technique | en |
dc.type | Thesis | |
dc.date.schoolyear | 105-1 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 劉深淵(Shen-Iuan Liu),林宗賢(Tsung-Hsien Lin),彭永州(Yung-Chow Peng) | |
dc.subject.keyword | 連續時間三角積分調變器,迴路延遲補償,動態元件匹配, | zh_TW |
dc.subject.keyword | Continuous-time delta-sigma modulator,DEM,excess loop delay compensation, | en |
dc.relation.page | 113 | |
dc.identifier.doi | 10.6342/NTU201603721 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2016-11-03 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
dc.date.embargo-lift | 2026-12-31 | - |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-105-R02943005-1.pdf 目前未授權公開取用 | 7.4 MB | Adobe PDF | 檢視/開啟 |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。