請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/77398
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 陳中平 | |
dc.contributor.author | Jun-Ming Zeng | en |
dc.contributor.author | 曾俊銘 | zh_TW |
dc.date.accessioned | 2021-07-10T21:59:55Z | - |
dc.date.available | 2021-07-10T21:59:55Z | - |
dc.date.copyright | 2019-03-29 | |
dc.date.issued | 2019 | |
dc.date.submitted | 2019-03-26 | |
dc.identifier.citation | Bibliography
[1] M. Song, T. Kim, J. Kim, W. Kim, S. J. Kim, H. Park, “A 0.009mm^2 2.06mW 32-to-2000MHz 2nd-Order ΔΣ Analogous Bang-Bang Digital PLL with Feed-Forward Delay-Locked and Phase-Locked Operations in 14nm FinFET Technology”, IEEE Int. Solid-State Circuits conf. (ISSCC) Dig. Tech. Papers, Feb. 2015, pp.266-267. [2] K. Raczkowski, N. Markulic, B. Hershberg, and J. Craninckx, “A 9.2-12.7 GHz Wideband Fractional-N Subsampling PLL in 28 nm CMOS With 280 fs RMS Jitter,” IEEE J. solid state circuit, vol. 50, no. 5, pp. 1203–1213, May 2015. [3] T. K. Jang, X. Nan, F. Liu, J. Shin, H. Ryu, J. Kim, T. Kim, J. Park, H. Park, “A 0.026mm2 5.3mW 32-to-2000MHz Digital Fractional-N Phase Locked-Loop Using a Phase-Interpolating Phase-to-Digital Converter”, IEEE Int. Solid-State Circuits conf. (ISSCC) Dig. Tech. Papers, Feb. 2013, pp.254-255. [4] C. W. Hsu, K. Tripurari, S. A. Yu, R. Kinget, “A Sub-Sampling-Assisted Phase-Frequency Detector for Low-Noise PLLs With Robust Operation Under Supply Interference”, IEEE J. Solid-State Circuits, vol. 44, pp. 3253–3263, Dec. 2015. [5] K. Sogo, A. Toya, and T. Kikkawa, “A Ring-VCO-Based Sub-Sampling PLL CMOS Circuit with 0.73 ps Jitter and 20.4 mW Power Consumption”, IEEE ESSCIRC, pp. 253-256, Sept. 2012. [6] 劉深淵,楊清淵, “鎖相迴路” ,蒼海書局。 [7] B. Razavi. “A Study of Phase Noise in CMOS Oscillators”, IEEE J. Solid-State Circuits, vol. 31, pp. 331–343, Mar. 1996. [8] Y. Tomita, K. Suzuki, T. Matsumoto and T. Yamamoto, “An 8-to-16GHz 28nm CMOS clock distribution circuit based on mutual-injection-locked ring oscillators”, IEEE Tran. On Very Large Scale Integration (VLSI) Syst, vol. 16, no.9, pp. 12-14, June. 2013. [9] San-Fu Wang, “A 90-nm CMOS 5-GHz Ring-Oscillator PLL With Delay-Discriminator-Based Active Phase-Noise Cancellation”, IEEE Tran. On Very Large Scale Integration (VLSI) Syst, vol. 23, no.9, pp. 1801–1807, Sept. 2015. [10] S. Min, T. Copani, “A 90-nm CMOS 5-GHz Ring-Oscillator PLL With Delay-Discriminator-Based Active Phase-Noise Cancellation”, IEEE J. Solid-State Circuits, vol. 48, no.5, pp. 1151–1160, May. 2013. [11] S. y. Lee, S. Amakawa, N. Ishihara, and K. Masu, “High-Frequency Half-Integral Subharmonic Locked Ring-VCO-Based Scalable PLL in 90 nm CMOS”, IEEE Trans. Microw. Theory Tech, pp. 7-10, Sept. 2010. [12] S. y. Lee, S. Amakawa, N. Ishihara, and K. Masu, “Low-Phase-Noise Wide-Frequency-Range Differential Ring-VCO with Non-Integral Subharmonic Locking in 0.18 μm CMOS”, IEEE Trans. Microw. Theory Tech, pp. 27-28, Sept. 2010. [13] A. Arakali, S Gondi, and P. K. Hanumolu, “Low-Power Supply-Regulation Techniques for Ring Oscillators in Phase-Locked Loops Using a Split-Tuned Architecture”, IEEE J. Solid-State Circuits, vol. 44, no.8, pp. 2169–2181, Aug. 2009. [14] M. G. Johnson and E. L. Hudson, “A variable delay line PLL for CPU coprocessor synchronization,” IEEE J. Solid-State Circuits, vol. 23, no. 10, pp. 1218–1223, Oct. 1988. [15] X. Gui, P. Gao, and Z. Chen, “A CML Ring Oscillator-Based Supply-Insensitive PLL With On-Chip Calibrations”, IEEE Trans. Microw. Theory Tech, vol. 63, no. 1, pp. 233-243, Jan. 2015. [16] X Gui, M. Green, “Design of CML Ring Oscillators With Low Supply Sensitivity”, IEEE Trans. Circuit Sys. I. vol. 60, no.7, pp. 1753–1763, July. 2013. [17] Y. S. Lin, C. W. Hsu, C. L. Lu, and Y. H. Wang, “A Low-Power Quadrature Local Oscillator Using Current-Mode-Logic Ring Oscillator and Frequency Triplers”, IEEE Microw. Wirel. Compon. Lett, vol. 23, no. 12, pp. 233-243, Dec. 2013. [18] P. Khatua, and A. K. Mal, “Analog-to-Digital Converter using CML based Ring Oscillator with Tuning Range 1-7.2 GHz in 90 nm CMOS”, IEEE Int. Con. on Computer Communication and Systems(ICCCS '14),pp. 20-21, Feb. 2014. [19] Z. Zhang, L. Chen, H. Djahanshahi, “A SEE Insensitive CML Voltage Controlled Oscillator in 65nm CMOS”, IEEE Canadian Conference on Electrical & Computer Engineering (CCECE),pp. 20-21, Feb. 2014. [20] L. H. Lu, and J. C. Chien, “A Wide-Band CMOS Injection-Locked Ring Oscillator”, IEEE Microw. Wirel. Compon. Lett, vol. 15, no. 10, pp. 676-678, Oct. 2005. [21] B. Razavi. “RF Microelectronics(2nd Edition)”, PEARSON [22] X. Gao, M. Klumperink, J. Geraedts, and Bram Nauta, “Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops”, IEEE Trans. Circuit Sys. II. vol. 56, no.2, pp. 117-121, Feb. 2009. [23] Asad A. and Abidi, “Phase Noise and Jitter in CMOS Ring Oscillators”, IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1803-1816, Aug. 2006. [24] C. Y. Wu, M. C. Chen, and Yi-Kai Lo, “A Phase-Locked Loop With Injection-Locked Frequency Multiplier in 0.18-umCMOS for V -Band Applications”, IEEE Trans. Microw. Theory Tech. vol. 57, no. 7, pp. 1629-1636, July. 2009. [25] Y. L. Yeh, and H. Y. Chang, “Design and Analysis of a K-Band Low-Phase-Noise Phase-Locked Loop With Subharmonically Injection-Locked Technique”, IEEE Ultrasonics, Ferroelectrics, and Frequency Control Society (UFFC-S), vol. 61, no. 12, pp. 1927-1937, Dec. 2014. [26] Y. H. Lin , and H. Wang, “A 35.7–64.2 GHz low power Miller Divider with Weak Inversion Mixer in 65 nm CMOS”, IEEE Trans. Microw. Theory Tech. vol. 26, no. 11, pp. 948-950, Nov. 2016. [27] W. Zhu, H. Yang, T. Gao, F. Liu, T. Yin, D. Zhang, and H. Zhang, “A 5.8-GHz Wideband TSPC Divide-by-16/17 Dual Modulus Prescaler”, IEEE Tran. On Very Large Scale Integration (VLSI) Syst, vol. 23, no.1, pp. 194-197, Jan. 2015. [28] M. Ikebe, Y. Takada, M. Ohuchi, J. Motohisa and E. Sano, “The Design of High Frequency True Single Phase Clocking Divider-by-3 Circuit”, International Journal of Circuits, Systems and Signal Processing. [29] Z. Zhang, L. Liu, P. Feng, and N. Wu, “A 2.4–3.6-GHz Wideband Subharmonically Injection-Locked PLL With Adaptive Injection Timing Alignment Technique”, IEEE Tran. On Very Large Scale Integration (VLSI) Syst, vol. 25, no.3, pp. 929-941, Mar. 2017. [30] K. H. Tsai, S. I. Liu , “A 43.7mW 96GHz PLL in 65nm CMOS”, IEEE Int. Solid-State Circuits conf. (ISSCC) Dig. Tech. Papers, Feb. 2009, pp.8-12. [31] X. Gao, E.A.M. Klumperink, M. Bohsali, and B. Nauta, “A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by N^2,” IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3253–3263, Dec. 2009. [32] F. R. Liao, and S. S. Lu, “A Programmable Edge-Combining DLL With a Current-Splitting Charge Pump for Spur Suppression”, IEEE Trans. Circuit Sys. II. vol. 56, no.2, pp. 946-950, Dec. 2010. [33] 彭巧齡, 陳中平, “Ka 頻段鎖相迴路之設計及研製” , 台灣大學電子工程研究所。 [34] 黃柏崴, 陳中平, “低電壓注入鎖定鎖相迴路設計於 90nm” , 台灣大學電子工程研究所。 [35] X. Gao, E.A.M. Klumperink, M. Bohsali, and B. Nauta, “Spur-Reduction Techniques for PLLs Using Sub-Sampling Phase Detection,” IEEE Int. Solid-State Circuits conf. (ISSCC) Dig. Tech. Papers. 2010, pp.474-475 [36] J. Chuang, H. Krishnaswamy, “A 0.0049mm2 2.3GHz Sub-Sampling Ring-Oscillator PLL with Time-Based Loop Filter Achieving -236.2dB Jitter-FOM”, IEEE ISSCC Dig. Tech. Papers Feb. 2017, pp.328-329 [37] J. Zhu, R. K. Nandwana, G. Shu, A. Elkholy, S. J. Kim, P. K. Hanumolu, “A 0.0021mm2 1.82mW 2.2GHz PLL Using Time-Based Integral Control in 65nm CMOS”, IEEE ISSCC Dig. Tech. Papers Feb. 2016, pp.338-339 | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/77398 | - |
dc.description.abstract | 近年來由於通訊系統速度越來越快速且智慧型手機、平板電腦、穿戴式設備等便攜式產品的快速普及與朝向輕薄短小的情況下,造成市場對低成本、低功耗、小面積的積體電路需求日以劇增。現今產品大多使用先進製程來提高速度與減少面積,但也造成成本大大的增加。鎖相迴路也廣泛的應用在混和訊號模組化電路與通訊系統中,因此設計者如何在電路性能與成本考量做個取決是目前主要的課題。
由於傳統鎖相迴路的相位雜訊受到除頻器的除數影響,因此採用次取樣的方式,分成鎖頻率的迴路、鎖相位的迴路,來減少輸出相位雜訊。除此之外加入延遲鎖定迴路,降低輸出訊號的參考突波。在鎖相迴路中的壓控振盪器,主要分為電感電容振盪器與環形振盪器兩種,我們引用了電流式邏輯環形振盪器來實現小面積與較廣操作頻率。不僅如此電流式邏輯環形振盪器也較其他壓控振盪器穩定。 在本篇論文中使用台積電180奈米標準互補式金屬氧化半導體1P6M製程製造與量測,晶片主動區域面積為0.052〖mm〗^2,包含I/O PAD面積為0.6519〖mm〗^2。本晶片使用1.8伏特做為電源供應電壓。在除數為40下輸入頻率為92.5MHz輸出頻率為3.7GHz,參考突波為-53.80dBc。此鎖相迴路達到在1MHz偏移頻率下-109.95dBc/Hz之相位雜訊。RMS Jitter為1.1ps (1KHz-30MHz) 。此鎖相迴路的雙端輸出振幅達到300mV,總功率消耗為7.2mW。 | zh_TW |
dc.description.abstract | Due to the sustained increase in communication systems, the portable products such as smart phones, tablets, wearable devices, etc., are rapidly becoming more popular, thinner and lighter. The demands for low-cost, low-power, small-area integrated circuits have been increased dramatically. In order to increase the speed and reduce the chip area, the designers use the advanced integrated circuit technologies to design chips. However, this causes a huge increase in cost. Phase-locked loop is also widely used in mixed signal modular circuits and communication systems. Therefore, the tradeoff between circuit performance and cost becomes one main issue for designers.
The phase noise of the conventional phase-locked loop is affected by the divisor of the frequency divider. We use sub-sampling method to reduce output phase noise. The sub-sampling PLL consists of frequency-locked loop and phase-locked loop. We add delay-locked loop to reduce output reference spur. There are two main types of voltage-controlled oscillators in phase-locked loop, namely LC-type oscillators and ring-type oscillators. We use current-mode logic ring oscillator to achieve small area and wide operating frequency. This chip was fabricated in TSMC 0.18 μm CMOS 1P6M technology. The core area of the chip is 0.052 〖mm〗^2 and whole chip is 0.6519 〖mm〗^2. The input frequency is 92.5 MHz and output frequency is 3.7 GHz at supply voltage 1.8 V. The measured reference spur is -53.80 dBc. The measured phase noise performance of the PLL is -109.95 dBc/Hz at an offset frequency of 1 MHz and measured RMS jitter is 1.1 ps (1 kHz-30 MHz). The differential output swing is 300 mV and power consumption is 7.2 mW. | en |
dc.description.provenance | Made available in DSpace on 2021-07-10T21:59:55Z (GMT). No. of bitstreams: 1 ntu-108-R05943175-1.pdf: 6288627 bytes, checksum: a319c5c2d97d8555702627fb61106908 (MD5) Previous issue date: 2019 | en |
dc.description.tableofcontents | Table of Contents
口試委員審定書 i 誌謝 iii 中文摘要 v Abstract vii Table of Contents ix List of Figures xiii List of Tables xix Chapter 1 Introduction 1 1.1 Motivation 1 1.2 Dissertation Organization 3 Chapter 2 Background 7 2.1 Basic Concepts of PLL 7 2.2 Blocks of PLL 9 2.2.1 PFD/CP 9 2.2.2 Loop Filter 15 2.2.3 Voltage-Controlled Oscillator 17 2.2.4Frequency Divider 21 2.3 Linear Model of PLL 22 2.3.1 A Linear Model of PFD and Charge Pump 22 2.3.2 A Linear Model of LPF 23 2.3.3 A Linear Model of VCO and Frequency Divider 25 2.3.4 Stability Analysis of Phase-Locked Loop 25 2.4 Design Procedure of PLL 28 Chapter 3 A 0.052〖mm〗^22.8-to-4.2GHz Sub-Sampling Ring Oscillator PLL with Spur Reduction Technique 31 3.1 Introduction 31 3.2 Architecture 33 3.2.1 Frequency-Locked Loop 34 3.2.2 Phase-Locked Loop 35 3.2.3 Delay-Locked Loop 37 3.3 Circuit Implementation 41 3.3.1 Topology of Voltage-Controlled Oscillator 43 3.3.1.1 Current-Mode Logic Delay Cell 45 3.3.1.2 CML Ring Oscillator Design 46 3.3.1.3 VCO Phase Noise 47 3.3.2 TSPC Frequency Divider 50 3.3.3 Dead Zone Phase/Frequency Detector & CP 53 3.3.4 Sub-Sampling Phase Detector 57 3.3.5 Pulse Generator 61 3.3.6 Reference Buffer 62 3.3.7 Sub-Sampling DLL Technique 63 3.4 Simulation Results 65 Chapter 4 Experimental Result 71 Chapter 5 Conclusion 81 Bibliography 85 | |
dc.language.iso | zh-TW | |
dc.title | 一個0.052 mm^2 2.8至4.2 GHz子取樣環形振盪器的鎖相迴路採用雜訊抑制技術 | zh_TW |
dc.title | A 0.052 mm^2 2.8-to-4.2 GHz Sub-Sampling Ring Oscillator PLL with Spur Reduction Technique | en |
dc.type | Thesis | |
dc.date.schoolyear | 107-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 陳伯奇,曹恆偉,林宗賢 | |
dc.subject.keyword | 除頻器,延遲鎖定迴路,電流式邏輯環形振盪器, | zh_TW |
dc.subject.keyword | divider,delay-locked loop,current-mode logic ring oscillator, | en |
dc.relation.page | 90 | |
dc.identifier.doi | 10.6342/NTU201900669 | |
dc.rights.note | 未授權 | |
dc.date.accepted | 2019-03-26 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-108-R05943175-1.pdf 目前未授權公開取用 | 6.14 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。