請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/69880
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 王暉(Huei Wang) | |
dc.contributor.author | Yen-Chih Chen | en |
dc.contributor.author | 陳彥志 | zh_TW |
dc.date.accessioned | 2021-06-17T03:32:10Z | - |
dc.date.available | 2022-03-07 | |
dc.date.copyright | 2018-03-02 | |
dc.date.issued | 2018 | |
dc.date.submitted | 2018-02-13 | |
dc.identifier.citation | [1] P.E. Dewdney, P.J. Hall, R.T. Schilizzi, T.J.L.W. Lazio, “The square kilometer array,” in Proc. of the IEEE, vol.97, no.8, pp, 1482-1496, Aug. 2009.
[2] Massimo Tarenghi, “The Acacama large millimeter/submillimeter array: overview & status,” Astrophysics and Space Science 313, 1-7, Jan. 2008. [3] Friedbert van Raay, et al., “Broadband low-noise GaN HEMT TWAs using an active distributed drain bias circuit,” in European Microwave Integrated Circuits (EuMIC) Conference, Sep. 2015, pp. 156-159. [4] Malte Coers, et al., “DC to 6.5 GHz highly linear low-noise AlGaN/GaN traveling wave amplifier with diode predistortion,” in IEEE MTT-S Int. Microw. Symp. Dig., Jun. 2014. [5] Peter de Hek, et al., “A 3–14 GHz pseudo-differential distributed low noise amplifier,” in European Microwave Integrated Circuits (EuMIC) Conference, Sep. 2010, pp. 337-340. [6] J. Schleeh, et al., “Cryogenic ultra-low noise amplification - InP mHEMT vs. GaAs mHEMT,” in IEEE International Indium Phosphide and Related Materials (IPRM) Conference, Jan. 2013. [7] J. Schleeh, et al., “Cryogenic 0.5–13 GHz low noise amplifier with 3 K midband noise temperature,” in IEEE MTT-S Int. Microw. Symp. Dig., Jun. 2012. [8] Takumasa Noji, et al., “The X-band high gain and radiation-hardness low-noise GaAs MMIC amplifier with cryogenic temperature for X-ray astronomy,” in IEEE Asia-Pacific Microwave Conference (APMC) Proceedings, Nov. 2014, pp. 160-162. [9] Beatriz Aja Abelán, et al., “4-12 and 25-34 GHz cryogenic mHEMT MMIC low-noise amplifiers,” IEEE Transactions on Microwave Theory and Techniques (TMTT), vol. 60, no. 12, pp. 4080- 4088, Dec. 2012. [10] Chau-Ching Chiong, et al., “Cryogenic 8-18 GHz MMIC LNA using GaAs pHEMT,” in IEEE Asia-Pacific Microwave Conference (APMC) Proceedings, Nov. 2013, pp. 261-263. [11] Chau-Ching Chiong, et al., “Design and measurements of cryogenic mHEMT IF low noise amplifier for radio astronomical receivers,” in European Microwave Integrated Circuits (EuMIC) Conference, Sep. 2009, pp. 28-29. [12] Yunshan Wang, et al., “A high gain broadband LNA in GaAs 0.15-μm pHEMT process using inductive feedback gain compensation for radio astronomy applications,” in IEEE Radio-Frequency Integration Technology (RFIT) Symposium, Aug. 2015. [13] G. Gonzalez, 2nd Ed., Microwave transistor amplifier analysis and design. Taiwan: Pearson Education, 2008. [14] A. Agah, H. Dabag, B. Hanafi, P. Asbeck, L. Larson, and J. Buckwalter, “A 34% PAE, 18.6 dBm 42–45 GHz stacked power amplifier in 45 nm SOI CMOS,” in Proc. RFIC Symp., May 2012, pp. 57–60. [15] H. T. Dabag, B. Hanafi, F. Golcuk, A. Agah, J. F. Buckwalter, and P. M. Asbeck, “Analysis and design of stacked-FET millimeter-wave power amplifiers,” IEEE Trans. Microw. Theory Techn., vol. 61, no. 4, pp. 1543–1556, 2013. [16] Sultan R. Helmi, and Saeed Mohammadi, “A highly efficient mm-wave CMOS SOI power amplifier,” in IEEE MTT-S International Microwave Symposium (IMS), May 2016. [17] Jefy A. Jayamon, James F. Buckwalter, Peter M. Asbeck, “Multigate-cell stacked FET design for millimeter-wave CMOS power amplifiers,” IEEE Journal of Solid-State Circuits (JSSC), vol. 51, no. 9, pp. 2027-2039, Sep. 2016. [18] Byungjoon Park, Bumman Kim, et al., “Highly linear CMOS power amplifier for mm-wave applications,” in IEEE MTT-S International Microwave Symposium (IMS), May 2016. [19] D. Zhao and P. Reynaert, “A 60-GHz dual-mode class AB power amplifier in 40-nm CMOS,” IEEE J. Solid-State Circuits, vol. 48, no. 10, pp. 2323–2337, Oct. 2013. [20] Shailesh Kulkarni; Patrick Reynaert, ”A push-pull mmw amplifier with <0.8 am-pm distortion,” in IEEE International Solid-State Circuits Conference in 2014. [21] Haiwei Zhang and Quan Xue, “60-GHz CMOS current-combining PA with adaptive back-off PAE enhancement,” in IEEE Transactions on Circuit and System II, Sep. 2016. [22] Ercan Kaymaksut, Dixian Zhao, Patrick Reynaert, “Transformer-based Doherty power amplifiers for mm-wave applications in 40-nm CMOS,” IEEE Transactions on Microwave Theory and Techniques, April. 2015. [23] Amir Agah, James F. Buckwalter, Lawrence E. Larson, et al., “Active millimeter-wave phase-shift Doherty power amplifier in 45-nm SOI CMOS,” IEEE Journal of Solid-State Circuit, Oct. 2013. [24] P. Reynaert and A. M. Niknejad, “Power combining techniques for RF and mm-wave CMOS power amplifiers,” in Proc. IEEE Eur. Solid-State Circuits Conf. (ESSCIRC), 2007. [25] B. Martineau, V.Knopik, A.Siligaris, F. Gianesello, and D. Belot, “A 53-to-68 GHz 18 dBm power amplifier with an 8-way combiner in standard 65 nm CMOS,” in Proc. IEEE Eur. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), Feb. 2010. [26] Y.-H. Hsiao, Z.-M. Tsai, H.-C. Liao, J.-C Kao, H. Wang, “Millimeter-wave CMOS power amplifiers with high output power and wideband performances,” IEEE Trans. Microw. Theory Techn., vol. 61, no. 12, pp. 4520-4533, Dec. 2013. [27] C.Y. Law and A.-V. Pham, “A high-gain 60 GHz power amplifier with 20 dBm output power in 90 nm CMOS,” in Proc. IEEE Eur. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), Feb. 2010. [28] J. Chen and A.M. Niknejad, “A compact 1 V 18.6 dBm 60 GHz power amplifier in 65 nm CMOS,” in Proc. IEEE Eur. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), Feb. 2011. [29] J.-F. Yeh, Y.-F. Hsiao, J.-H. Tsai, T.-W. Huang, “MMW ultra-compact N-way transformer PAs using bowtie-radial architecture in 65-nm CMOS,” IEEE Trans. Microw. Compon. Lett. (MWCL), vol. 25, no. 7, pp. 460-462, Dec. 2015. [30] Jin-Fu Yeh, “Research of 3-D dual-radial power combining technique,” Ph.D. dissertation, National Taiwan University, March, 2015. [31] Cheng-Feng Chou, Yuan-Hung Hsiao, Yi-Ching Wu, Yu-Hsuan Lin, Chen-Wei Wu, Huei Wang, “Design of a V-Band 20-dBm Wideband Power Amplifier Using Transformer-Based Radial Power Combining in 90-nm CMOS,” IEEE Transactions on Microwave Theory and Techniques (TMTT), Dec. 2016. [32] P. Huang, K. Guo, Y. Yu and K.Kang, “ A 21.08 dBm Q-band power amplifier in 90-nm CMOS process,” in IEEE International Wireless Symposium (IWS), Mar. 2014. [33] S. Shakib, H.-C. Park, J. Dunworth, V. Aparin and K. Entesari, “A highly efficient and linear power amplifier for 28-GHz 5G phased array radios in 28-nm CMOS,” IEEE J. Solid-State Circuits, vol. 51, no. 12, pp. 3020-3036, Dec. 2016. [34] H. Jia, C. C. Prawoto, B. Chi, Z. Wang, and C. P. Yue, “A 32.9% PAE, 15.3 dBm, 21.6-41.6 GHz power amplifier in 65nm CMOS using coupled resonators,” in IEEE Asian Solid-State Circuits Conference Dig. Tech. Papers, pp. 345-348, Nov. 2016. [35] S. N. Ali, P. Agarwal, S. Mirabbasi and D. Heo, “A 42–46.4% PAE continuous class-F power amplifier with Cgd neutralization at 26–34 GHz in 65 nm CMOS for 5G applications,” in Radio Frequency Integrated Circuits Symposium (RFIC), pp. 213-215, June 2017. [36] P. Indirayanti and P. Reynaert, “A 32 GHz 20 dBm Psat transformer-based Doherty power amplifier for multi-Gb/s 5G applications in 28 nm bulk CMOS,” in Radio Frequency Integrated Circuits Symposium (RFIC), pp. 45-48, June 2017. [37] P. Reynaert and A. M. Niknejad, “Power combining techniques for RF and mm-wave CMOS power amplifiers,” in Proc. IEEE Eur. Solid-State Circuits Conf. (ESSCIRC), 2007. [38] R. Hu, “An 8-20-GHz wide-band LNA design and the analysis of its input matching mechanism,” IEEE Microw. Compon. Lett. (MWCL), vol. 14, no. 11, pp. 528-530, Nov. 2004. [39] “Win 0.1-μm pHEMT datasheet,” Win Semiconductor Manufacturing Co, Ltd, Taoyuan, Taiwan. [40] “TSMC 90-nm CMOS datasheet,” Taiwan Semiconductor Manufacturing Co, Ltd, Hsinchu, Taiwan. [41] B. Kim, et al., “The Doherty power amplifier,” IEEE Microwave Magazine, vol. 7, no. 5, pp. 42-50, Oct. 2006. [42] Duy P. Nguyen, Binh L. Pham, and Anh-Vu Pham, “A compact 29% PAE at 6 dB power back-off E-mode GaAs pHEMT MMIC Doherty power amplifier at Ka-band,” in IEEE MTT-S International Microwave Symposium (IMS), May 2017. [43] Roberto Quaglia, Vittorio Camarchia, et al., “K-Band GaAs MMIC Doherty power amplifier for microwave radio with optimized driver,” IEEE Transactions on Microwave Theory and Techniques (TMTT), Oct. 2017. [44] J.-F. Yen, J.-F. Tsai, T.-W. Huang, “A 60-GHz power amplifier design using dual-radial symmetric architecture in 90-nm low-power CMOS,” IEEE Trans. Microw. Theory and Technique (TMTT), vol. 61, no. 3, pp. 1280-1290, March 2013. [45] Q.J. Gu, Z. Xu, M.-C.F. Chang, “Two-way current-combining W-band power amplifier in 65-nm CMOS,” IEEE Trans. Microw. Theory and Technique (TMTT), vol. 60, no. 5, pp. 1365-1374, May 2012. [46] Jung-Lin Lin, “Design of high efficiency millimeter wave power amplifiers and simulation and measurement of digitally modulated signal,” Master dissertation, National Taiwan University, January, 2018. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/69880 | - |
dc.description.abstract | 本論文為寬頻低雜訊放大器與Ka-頻段功率放大器設計。第一個電路是製作於砷化鎵假型高速場效電晶體的寬頻低雜訊放大器,並使用於陣列天文望遠鏡系統;第二個電路是製作於互補式金屬氧化半導體製程的Ka-頻段功率放大器。
首先討論,一個以0.1微米砷化鎵假型高速場效電晶體製程製作並使用電感性回授補償高頻增益技術的寬頻低雜訊放大器,增加增益平坦度。此放大器只使用兩級,即可達到3分貝頻寬為3.6-21.3 GHz,而此頻寬超過130%的比例頻寬,小訊號增益為21.7分貝以及雜訊增益為1.2分貝,靜態功率為160毫瓦,晶片面積為1.5毫米平方。 而後,是說一個以90奈米互補式金屬氧化物半導體製程的Ka-頻段轉阻器雙模多爾蒂功率放大器(Doherty power amplifier)使用自適應偏壓電路增加輔助電路的輸出功率以及效率;另外使用對稱電路結構提升6分貝功率退回時的效率。此電路有兩種操作模式,分別為高效率模式與高線性度模式,並使用高轉組比電流式轉阻器達到更高的功率退回時的效率。操作為高效率模式時,達到小訊號增益為20.4分貝以及3分貝頻寬28.7-41.9 GHz。操作高線性度模式時,達到小訊號增益為24.9分貝以及3分貝頻寬28.7-43.3 GHz。在兩個模式下,飽和輸出功率都大於20.9 dBm 以及30%飽和功率附加效率。最後在高效率模式下,功率退回時功率附加效率比線性功率放大器的功率退回時的效率多出0.7倍。 | zh_TW |
dc.description.abstract | An ultra-wideband low noise amplifier (LNA) in 0.1-μm GaAs pHEMT process is presented. The proposed LNA is designed with the feedback structure to compensate the high-frequency gain, and improve the gain flatness. With only two stages, the 3-dB bandwidth of the LNA covers from 3.6 to 21.3 GHz and 1-dB bandwidth covers from 4.0 to 16.8 GHz. The measured small signal gain (S21) is 21.7 dB and the measured averaged noise figure is 2 dB with dc power consumption of 160 mW. The chip area is 1.5 mm2.
A Ka-band transformer-based dual mode Doherty power Amplifier is fabricated in 90-nm CMOS process. The proposed Doherty amplifier is designed with adaptive bias network to increase the auxiliary path output power and efficiency. The symmetrical structure is used to improve the 6-dB power back-off efficiency. The proposed PA offers two operating modes, high efficiency mode (HEM) and high linearity mode (HLM) respectively. The high turn ratio (N=2) current-type transformer is adopted for the Doherty load modulation. In the high efficiency mode, the measured small signal gain is 20.4 dB with 3-dB bandwidth from 28.7 to 41.9 GHz. In the high linearity mode, the small signal gain is 24.9 dB with 3-dB bandwidth from 28.7 to 43.3 GHz. The proposed PA achieves 20.9-dBm saturated output power with above 30% power added efficiency (PAE) in two modes. In the back-off region, the high-efficiency mode is about 1.7 times PAE more than the Class A efficiency. | en |
dc.description.provenance | Made available in DSpace on 2021-06-17T03:32:10Z (GMT). No. of bitstreams: 1 ntu-107-R04942087-1.pdf: 10787599 bytes, checksum: f89e69a887ab3d7ba8a6607fba557d32 (MD5) Previous issue date: 2018 | en |
dc.description.tableofcontents | 口試委員會審定書 #
致謝 i 中文摘要 ii ABSTRACT iii CONTENTS iv LIST OF FIGURES vi LIST OF TABLES xv Chapter 1 Introduction 1 1.1 Backgrounds and Motivations 1 1.2 Literature Survey 3 1.3 Contributions 7 1.4 Thesis Organization 9 Chapter 2 A 4-20 GHz Broadband IF Low-Noise Amplifier 10 2.1 Introduction 10 2.2 Circuit Design 13 2.2.1 Feedback Techniques 14 2.2.2 Source Degeneration Technique 16 2.2.3 R-L-C Feedback Technique 18 2.2.4 Transistor Size and Matching Networks 29 2.3 LNA Circuit Schematics and Post-layout Simulation 37 2.4 Experimental Results 42 2.5 Summary 47 Chapter 3 A Ka-band Transformer-Based Doherty Power Amplifier with Dual mode operation 50 3.1 Introduction 51 3.2 Circuit Design 55 3.2.1 Circuit Architecture 56 3.2.2 Neutralization Technique 57 3.2.3 Transistor Size Selection 62 3.2.4 Transformer Design 65 3.2.5 Load Modulation 73 3.2.6 Adaptive Bias Network 77 3.2.7 IM3, AM-AM and AM-PM Distortions 80 3.3 Post-layout Simulation 83 3.4 Experimental Results 92 3.4.1 S-parameters and Large Signal Measurements 93 3.4.2 Digital Modulation 108 3.4.3 Thermal Issue 112 3.5 Summary 115 Chapter 4 Conclusion 119 REFERENCE 120 | |
dc.language.iso | en | |
dc.title | 寬頻低雜訊放大器與Ka-頻段功率放大器設計 | zh_TW |
dc.title | Design of the Broadband LNA and Ka-band PA | en |
dc.type | Thesis | |
dc.date.schoolyear | 106-1 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 蔡政翰,蔡作敏,林坤佑,章朝盛 | |
dc.subject.keyword | 低雜訊放大器,天文應用元件,寬頻放大器,功率放大器,雙模放大器,多爾蒂功率放大器,轉阻器功率放大器, | zh_TW |
dc.subject.keyword | low noise amplifier,astronomy application,broadband amplifier,power amplifier,dual mode power amplifier,Doherty power amplifier,transformer-based power amplifier, | en |
dc.relation.page | 124 | |
dc.identifier.doi | 10.6342/NTU201800591 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2018-02-17 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電信工程學研究所 | zh_TW |
顯示於系所單位: | 電信工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-107-1.pdf 目前未授權公開取用 | 10.53 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。