Skip navigation

DSpace

機構典藏 DSpace 系統致力於保存各式數位資料(如:文字、圖片、PDF)並使其易於取用。

點此認識 DSpace
DSpace logo
English
中文
  • 瀏覽論文
    • 校院系所
    • 出版年
    • 作者
    • 標題
    • 關鍵字
    • 指導教授
  • 搜尋 TDR
  • 授權 Q&A
    • 我的頁面
    • 接受 E-mail 通知
    • 編輯個人資料
  1. NTU Theses and Dissertations Repository
  2. 電機資訊學院
  3. 電子工程學研究所
請用此 Handle URI 來引用此文件: http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/69804
完整後設資料紀錄
DC 欄位值語言
dc.contributor.advisor楊家驤(Chia-Hsiang Yang)
dc.contributor.authorYu-Chieh Suen
dc.contributor.author蘇郁傑zh_TW
dc.date.accessioned2021-06-17T03:28:40Z-
dc.date.available2028-03-01
dc.date.copyright2018-04-18
dc.date.issued2018
dc.date.submitted2018-03-01
dc.identifier.citation[1] ITU-R, 'IMT vision--framework and overall objectives of the future development of IMT for 2020 and beyond,' in Recommendation ITU--R M. 2083--0, 2015.
[2] ``NGMN 5G WHITE PAPER,' NGMN alliance, Feb., 2015.
[3] D. Evans, ``The Internet of Things: How the Next Evolution of the Internet Is Changing Everything,' CISCO whitepaper, pp. 1--11, 2011.
[4] Huawei Technologies co., ``5G: A Technology Vision,' Huawei whitepaper, pp. 1--16, 2014.
[5] S. M. Riazul Islam, ``NOMA in 5G Systems: Exciting Possibilities for Enhancing Spectral Efficiency,' IEEE 5G Tech Focus, vol. 1, no. 2, June, 2017.
[6] H. Nikopour, and H. Baligh, ``Sparse code multiple access,' IEEE 24th Int'l Symp. Personal Indoor & Mobile Radio Commun. (PIMRC), pp. 332--336, 2013.
[7] H. Nikopour, E. Yi, A. Bayesteh, K. Au, M. Hawryluck, H. Baligh, and J. Ma, ``SCMA for downlink multiple access of 5G wireless networks,' in IEEE Global Commun. Conf. (GLOBECOM), pp. 3940--3945, Dec., 2014.
[8] S. Zhang, X. Xu, L. Lu, Y. Wu, G. He, and Y. Chen, ``Sparse code multiple access: An energy efficient uplink approach for 5G wireless systems,' in IEEE Global Commun. Conf. (GLOBECOM), pp. 4782--4787, Dec., 2014.
[9] M. Taherzadeh, H. Nikopour, A. Bayesteh, and H. Baligh, ``SCMA Codebook Design,' IEEE 80th Veh. Technol. Conf. (VTC--Fall), pp. 1--5, 2014.
[10] Y. Chen, A. Bayesteh, Y. Wu, S. Han, M. Taherzadeh, D. Chen, and J. Ma, ``SCMA: A Promising Non-Orthogonal Multiple Access Technology for 5G Networks,' IEEE 84th Veh. Technol. Conf. (VTC--Fall), pp. 1--6, 2016.
[11] F. R. Kschischang, B. J. Frey, and H.-A. Loeliger, ``Factor graphs and the sum-product algorithm,' IEEE Trans. Inf. Theory, vol. 48, no. 2, pp. 492--519, 2001.
[12] R. Hoshyar, F. P. Wathan, and R. Tafazolli, ``Novel Low-Density Signature for Synchronous CDMA Systems Over AWGN Channel,' IEEE Trans. on Signal Process, vol. 56, no. 4, pp. 1616--1625, 2008.
[13] J. van de Beek, and B. M. Popovic, ``Multiple Access with Low-Density Signatures,' IEEE Globecom, pp. 1--6, 2009.
[14] B. Xiao, K. Xiao, S. Zhang, Z. Chen, B. Xia, and H. Liu, ``Iterative detection and decoding for SCMA systems with LDPC codes,' IEEE Int'l Conf. of Wireless Communications & Signal Processing (WCSP), pp. 1--5, 2015.
[15] R. G. Gallager, ``Low density parity check codes,' IRE Trans. Inf. Theory, vol. IT-8, no/ 1, pp. 21--28, 1962.
[16] D. J. C. MacKay, ``Good error-correcting codes based on very sparse matrices,' IEEE Trans. Inf. Theory, vol.19, no .2, pp. 399--431, 1999.
[17] A. Burg, S. Haene, D. Perels, P. Luethi, N. Felber, and W. Fichtner, `Algorithm and VLSI architecture for linear MMSE detection in MIMO-OFDM systems,' in Proc, IEEE Int. Symp. Circuits Syst. (ISCAS), pp. 4102--4105, May 2006.
[18] J. Eilert, Di Wu, and D. Liu, ``Implementation of a programmable linear MMSE detector for MIMO-OFDM,' in IEEE Int. Conf. Acoust., Speech, Signal Process. (ICASSP), pp. 5396--5399, Mar. 2008.
[19] C. Studer, S. Fateh, and D. Seethaler, ``ASIC Implementation of Soft-Input Soft-Output MIMO Detection Using MMSE Parallel Interference Cancellation,' IEEE J. Solid-State Circuits, vol. 46, no. 7, pp. 1754--1765, July 2011.
[20] W.-C. Sun, W.-H. Wu, C.-H. Yang, and Y.-L. Ueng, ``An Iterative Detection and Decoding Receiver for LDPC-coded MIMO Systems,' IEEE Trans. on Circuits and Systems, vol. 62, no. 10, pp. 2512--2522, Oct. 2015.
[21] S. Tang, Li Hao, and Z. Ma, ``Low Complexity Joint MPA Detection for Downlink MIMO-SCMA,' 2016 IEEE Global Communications Conference (GLOBECOM), pp. 1--4, 2016.
[22] IEEE Draft Standard; Part11: Wireless LAN Medium Access Control (MAC) and Physicla Layer (PHY) specifications; Amendment 4: Enhancements for higher throughput IEEE P802.11n/D3.0, 2007.
[23] A. J. Laub, Matrix Analysis for Scientists and Engineers., Philadelphia, PA, USA: SIAM, 2004.
[24] D. Patel, M. Shabany, and P. G. Gulak, ``A low-complexity high-speed QR decomposition implementation for MIMO receivers,' IEEE Int. Symp. Circuits Syst. (ISCAS), pp. 1409--1412, 2009.
dc.identifier.urihttp://tdr.lib.ntu.edu.tw/jspui/handle/123456789/69804-
dc.description.abstract稀疏碼多工存取技術(Sparse code multiple access, SCMA)是一種非正交多工存取技術,具有低傳輸延遲與高頻譜效率之優點,將用於5G通訊系統之大規模機器通信(mMTC)場景。以往研究中,稀疏碼多工存取多以最大後驗機率演算法進行多使用者偵測,但由於其運算複雜度過高,目前為止尚無硬體實現結果。本論文提出一具有高吞吐率之稀疏碼多用戶偵測方法,透過最小均方誤差平行式干擾消除演算法實現訊息傳遞,大幅降低稀疏碼多工存取所需之計算複雜度,在16QAM之8頻帶與12使用者之稀疏碼多工存取系統中,可有效降低96.3%之實數乘法運算。所提出之稀疏碼多工存取偵測器與低密度奇偶碼(low-density parity-check, LDPC)解碼器結合為一基頻接收機,可支援不同稀疏碼多重使用者設定。本論文所提出之稀疏碼多工存取偵測器與低密度奇偶檢查碼解碼器可進行軟式訊息交換,且訊息交換介面可同時存取偵測器與解碼器所需之軟式資訊,可提高硬體效率至100%,透過迭代式偵測與解碼可提升錯誤效能約3dB。接收機以40nm製程實現,可支援以QPSK或16QAM調變之4頻帶與6使用者以及8頻帶與12使用者之稀疏碼多工存取系統。晶片總邏輯閘數量約為10.9M,核心面積為3.382x3.382mm2。在0.9V電壓下之功耗為813mW,並達到最高吞吐率2.069Gb/s。zh_TW
dc.description.abstractSparse code multiple access (SCMA) is one of the most promising solutions among non-orthogonal multiple access (NOMA) technologies for the growing demand of massive machine type communications (mMTC), which is essential for the fifth-generation (5G) system. However, the complexity for SCMA detection is extremely high and no hardware implementation has been proposed in the open literature. In this thesis, a high-throughput, low-complexity minimum mean-square error with parallel interference cancellation (MMSE-PIC) detection for multiuser SCMA is proposed to reduce the computational complexity. A 96.3% complexity reduction is achieved for a 16QAM SCMA system with 8 frequency bands and 12 users (i.e., a 16QAM 8x12 SCMA system). The SCMA detector is reconfigurable to realize both the MMSE-PIC algorithm and MMSE-PIC-based message-passing algorithm (MPA). It is able to support both 4x6 and 8x12 SCMA systems with QPSK and 16QAM modulations. The proposed SCMA detector is integrated into a low-density parity-check (LDPC)-coded iterative detection and decoding (IDD) receiver. The interface between the SCMA detector and the LDPC decoder is properly designed to avoid data collision with a minimized latency and a 100% hardware utilization. The IDD receiver achieves a 3dB-gain compared to the non-IDD counterpart. Fabricated in a 40nm CMOS technology, the chip integrates 10.9M logic gates in area of 3.382x3.382mm2 and achieves a maximum throughput of 2.069 Gb/s. It dissipates 813mW at 200MHz from a 0.9V supply.en
dc.description.provenanceMade available in DSpace on 2021-06-17T03:28:40Z (GMT). No. of bitstreams: 1
ntu-107-R04943131-1.pdf: 657666 bytes, checksum: 95be37f591981b3d668fde97bebd1f3b (MD5)
Previous issue date: 2018
en
dc.description.tableofcontents口試委員審定書 ... ii
誌謝 ... iii
摘要 ... iv
ABSTRACT ... v
Contents ... vii
List of Figures ... ix
List of Tables ... x
1 Introduction ... 1
2 SCMA Preliminaries ... 4
2.1 System Model ... 6
2.2 MAP-based MPA Detection ... 8
3 MMSE-PIC-based SCMA Detection ... 12
3.1 MMSE-PIC detection ... 12
3.2 MMSE-PIC-based MPA detection ... 14
4 Proposed LDPC-coded SCMA Receiver ... 17
4.1 Performance and Architecture of proposed SCMA IDD Receiver ... 17
4.2 Reconfigurable SCMA detector ... 20
4.3 Architecture of LDPC decoder ... 25
4.4 Scheduling of IDD interface ... 26
5 ASIC Implementation ... 29
6 Conclusion ... 33
References ... 34
dc.language.isoen
dc.subjectCMOS數位積體電路zh_TW
dc.subject5G無線通訊zh_TW
dc.subject迭代式偵測與解碼zh_TW
dc.subject低密度奇偶檢查碼zh_TW
dc.subject稀疏碼多工存取zh_TW
dc.subjectCMOS digital integrated circuitsen
dc.subjectLow-density parity-check (LDPC)en
dc.subjectiterative detection-and-decoding (IDD)en
dc.subjectFifth-generation (5G) communicationen
dc.subjectSparse code multiple access (SCMA)en
dc.title適用於稀疏碼多工存取與低密度奇偶檢查碼系統之迭代式偵測與解碼接收機設計與實作zh_TW
dc.titleDesign and Implementation of an Iterative Detection and Decoding Receiver for LDPC-coded Sparse Code Multiple Access Systemsen
dc.typeThesis
dc.date.schoolyear106-2
dc.description.degree碩士
dc.contributor.oralexamcommittee翁詠祿(Yeong-Luh Ueng),劉宗德(Tsung-Te Liu)
dc.subject.keyword稀疏碼多工存取,低密度奇偶檢查碼,迭代式偵測與解碼,5G無線通訊,CMOS數位積體電路,zh_TW
dc.subject.keywordSparse code multiple access (SCMA),Low-density parity-check (LDPC),iterative detection-and-decoding (IDD),Fifth-generation (5G) communication,CMOS digital integrated circuits,en
dc.relation.page36
dc.identifier.doi10.6342/NTU201800672
dc.rights.note有償授權
dc.date.accepted2018-03-02
dc.contributor.author-college電機資訊學院zh_TW
dc.contributor.author-dept電子工程學研究所zh_TW
顯示於系所單位:電子工程學研究所

文件中的檔案:
檔案 大小格式 
ntu-107-1.pdf
  未授權公開取用
642.25 kBAdobe PDF
顯示文件簡單紀錄


系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。

社群連結
聯絡資訊
10617臺北市大安區羅斯福路四段1號
No.1 Sec.4, Roosevelt Rd., Taipei, Taiwan, R.O.C. 106
Tel: (02)33662353
Email: ntuetds@ntu.edu.tw
意見箱
相關連結
館藏目錄
國內圖書館整合查詢 MetaCat
臺大學術典藏 NTU Scholars
臺大圖書館數位典藏館
本站聲明
© NTU Library All Rights Reserved