請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/69304
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 林宗賢(Tsung-Hsien Lin) | |
dc.contributor.author | Pei-Yi Chen | en |
dc.contributor.author | 陳沛邑 | zh_TW |
dc.date.accessioned | 2021-06-17T03:12:30Z | - |
dc.date.available | 2018-07-19 | |
dc.date.copyright | 2018-07-19 | |
dc.date.issued | 2018 | |
dc.date.submitted | 2018-07-15 | |
dc.identifier.citation | References
[1] H. Marin, 'Leading the world to 5G,' Qualcomm, Feb. 2016. [Online]. Available: https://www.qualcomm.com/media/documents/files/qualcomm-5g-vision-presentation.pdf. [Accessed Apr. 2018]. [2] G. Brown, O. Koymen and M. Branda, 'The Promise of 5G mmWave - How Do We Make It Mobile?,' Qualcomm, Jun. 2016. [Online]. Available: https://www.qualcomm.com/media/documents/files/the-promise-of-5g-mmwave-how-do-we-make-it-mobile.pdf. [Accessed Apr. 2018]. [3] A. Valdes-Garcia, S. T. Nicolson, J.-W. Lai, A. Natarajan, P.-Y. Chen, S. K. Reynolds, J.-H. C. Zhan, D. G. Kam, D. Liu and B. Floyd, 'A Fully Integrated 16-Element Phased-Array Transmitter in SiGe BiCMOS for 60-GHz Communications,' IEEE Journal of Solid-State Circuits, vol. 45, no. 12, pp. 2757 - 2773, Dec. 2010. [4] A. Natarajan, S. K. Reynolds, M.-D. Tsai, S. T. Nicolson, J.-H. C. Zhan, D. G. Kam, D. Liu, Y.-L. O. Huang, A. Valdes-Garcia and B. A. Floyd, 'A Fully-Integrated 16-Element Phased-Array Receiver in SiGe BiCMOS for 60-GHz Communications,' IEEE Journal of Solid-State Circuits, vol. 46, no. 5, pp. 1059 - 1075, May. 2011. [5] Y. Tousi and A. Valdes-Garcia, 'A Ka-band Digitally-Controlled Phase Shifter with sub-degree Phase Precision,' in Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, May. 2016. [6] C. F. Campbell and S. A. Brown, 'A Compact 5-Bit Phase-Shifter MMIC for K-Band Satellite Communication Systems,' IEEE Transactions on Microwave Theory and Techniques, vol. 48, no. 12, pp. 2652 - 2656, Dec. 2000. [7] G. Guillermo, Microwave Transistor Amplifiers: Analysis and Design, Pearson, 1996. [8] T.-K. Nguyen, C.-H. Kim, G.-J. Ihm, M.-S. Yang and S.-G. Lee, 'CMOS Low-Noise Amplifier Design Optimization Techniques,' IEEE Transactions on Microwave Theory and Techniques, vol. 52, no. 5, pp. 1433 - 1442, May. 2004. [9] T. Yao, M. Q. Gordon, K. K. W. Tang, K. H. K. Yau, M.-T. Yang, P. Schvan and S. P. Voinigescu, 'Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio,' IEEE Journal of Solid-State Circuits, vol. 42, no. 5, pp. 1044 - 1057, May. 2007. [10] T. Dickson, K. Yau, T. Chalvatzis, A. M. Mangan, E. Laskin, R. Beerkens, P. Westergaard, M. Tazlauanu, M.-T. Yang and S. P. Voinigescu, 'The Invariance of Characteristic Current Densities in Nanoscale MOSFETs and Its Impact on Algorithmic Design Methodologies and Design Porting of Si(Ge) (Bi)CMOS High-Speed Building Blocks,' IEEE Journal of Solid-State Circuits, vol. 41, no. 8, pp. 1830 - 1845, July. 2006. [11] T. W. Kim, B. Kim and K. Lee, 'Highly Linear Receiver Front-End Adopting MOSFET Transconductance Linearization by Multiple Gated Transistors,' IEEE Journal of Solid-State Circuits, vol. 39, no. 1, pp. 223 - 229, Jan. 2004. [12] X. Wei, G. Niu, Y. Li, M.-T. Yang and S. S. Taylor, 'Modeling and Characterization of Intermodulation Linearity on a 90-nm RF CMOS Technology,' IEEE Transaction on Microwave Theory and Techniques, vol. 57, no. 4, pp. 965 - 971, Apr. 2009. [13] H. Zhang, X. Fan and E. S. Sinencio, 'A Low-Power, Linearized, Ultra-Wideband LNA Design Technique,' IEEE Journal of Solid-State Circuits, vol. 44, no. 2, pp. 320 - 330, Feb. 2009. [14] H. Zhang and E. S. Sinencio, 'Linearization Techniques for CMOS Low Noise Amplifiers: A Tutorial,' IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 58, no. 1, pp. 22 - 36, Jan. 2011. [15] J.-J. Kuo, Z.-M. Tsai, K.-Y. Lin and H. Wang, 'Design and Analysis of Novel Linearization Technique of Cascode Cell in a 60-GHz CMOS Demodulator,' IEEE Transactions on Microwave Theory and Techniques, vol. 59, no. 2, pp. 456 - 465, Feb. 2011. [16] C.-A. Hsieh, Y.-H. Lin, Y.-H. Hsiao and H. Wang, 'A 60 GHz Low Noise Amplifier with Built-in Linearizer,' IEEE MTT-S International Microwave Symposium (IMS), Jun. 2013. [17] H. Gao, K. Ying, M. K. Matters-Kammerer, P. Harpe, Q. Ma, A. V. Roermund and P. Baltus, 'A 48–61 GHz LNA in 40-nm CMOS with 3.6 dB Minimum NF Employing a Metal Slotting Method,' in Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, May. 2016. [18] F. Zhang, E. Skafidas and W. Shieh, 'A 60-GHz Double-Balanced Gilbert Cell Down-Conversion Mixer on 130-nm CMOS,' in Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, Jun. 2007. [19] C.-Y. Wang and J.-H. Tsai, 'A 51 to 65 GHz Low-Power Bulk-Driven Mixer Using 0.13 μm CMOS Technology,' IEEE Microwave and Wireless Components Letters, vol. 19, no. 8, pp. 521 - 523, Aug. 2009. [20] F. Zhu, W. Hong, J.-X. Chen, X. Jiang, K. Wu, P.-P. Yan and C.-L. Han, 'A Broadband Low-Power Millimeter-Wave CMOS Downconversion Mixer With Improved Linearity,' IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 61, no. 3, Mar. 2014. [21] H. Darabi and A. Abidi, 'Noise in RF-CMOS Mixers: a Simple Physical Model,' IEEE Journal of Solid-State Circuits, vol. 35, no. 1, pp. 15 - 25, Jan. 2000. [22] W. Zhuo, X. Li, S. Shekhar, S. Embabi, J. d. Gyvez, D. Allstot and E. Sanchez-Sinencio, 'A Capacitor Cross-Coupled Common-Gate Low-Noise Amplifier,' IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 52, no. 12, pp. 875 - 879, Dec. 2005. [23] S. A. Maas, Nonlinear Microwave and RF Circuits, Artech House, 2003. [24] J.-X. Liu, C.-Y. Hsu, H.-R. Chuang and C.-Y. Chen, 'A 60-GHz Millimeter-wave CMOS Marchand Balun,' in Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, Jun. 2007. [25] C.-H. Li, C.-N. Kuo and M.-C. Kuo, 'A 1.2-V 5.2-mW 20–30-GHz Wideband Receiver Front-End in 0.18-μm CMOS,' IEEE Transaction on Microwave Theory and Techniques, vol. 60, no. 11, pp. 3502 - 3512, Sep. 2012. [26] H. C. Luong and J. Yin, Transformer-Based Design Techniques for Oscillators and Frequency Dividers, Springer, 2016. [27] T. Kamgaing, M. Petras and M. Miller, 'Broadband Compact Models for Transformers Integrated on Conductive Silicon Substrates,' in IEEE Radio Frequency Integrated Circuits (RFIC) Symposium Digest, Jun. 2004. [28] T.-Y. Chin, J.-C. Wu, S.-F. Chang and C.-C. Chang, 'Compact S-/Ka-Band CMOS Quadrature Hybrids With High Phase Balance Based on Multilayer Transformer Over-Coupling Technique,' IEEE Transactions on Microwave Theory and Techniques, vol. 57, no. 3, pp. 708 - 715, Mar. 2009. [29] C. Choi, J. H. Son, O. Lee and I. Nam, 'A +12-dBm OIP3 60-GHz RF Downconversion Mixer With an Output-Matching, Noise- and Distortion-Canceling Active Balun for 5G Applications,' IEEE Microwave and Wireless Components Letters, vol. 27, no. 3, pp. 284 - 286, Mar. 2017. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/69304 | - |
dc.description.abstract | 本研究之目標為設計應用於第五代行動通訊系統(簡稱為5G)中之射頻前端接收機電路,5G為第四代行動通訊系統(簡稱為4G)之後的延伸,以提供更高的資料傳輸率、更低延遲以及更好的用戶體驗。以射頻前端電路設計的角度而言,第五代行動通訊的核心的技術為(1)採用毫米波的頻段,提供更大的頻寬以及更快的資料傳輸速率,(2)使用相位陣列波束成型的技術,增加目標方向的增益以補償毫米波波段的路徑損耗。系統架構設計以及電路設計均為實現此通訊系統之關鍵技術,設計滿足目標系統之子電路為此研究之主要目標。
本論文的第一章會簡介相位陣列接收機在系統架構上的設計考量。首先會討論陣列收發機的基本特性,包含波束成型之原理以及陣列接收機與發射機的基本特性。本研究在系統架構上採用的是射頻相位轉移之架構,因此將會分析及討論此架構之優點以及設計挑戰。最後,計算此系統的鏈路規劃以及每個子電路的規格需求,包含增益、雜訊指數、線性度等項目。 本論文中實現兩個目標系統中的子電路,其一為低雜訊放大器,其二為降頻混頻器。在本論文的第二章中討論低雜訊放大器之設計,包含使用雙埠雜訊理論以達成雜訊指數的最佳化,以及兩個增加電路線性度的電路技巧。設計之低雜訊放大器採用TSMC 40奈米之製程,增益為19 dB,雜訊指數為3.5 dB,IP1dB為-16 dBm,功率消耗20 mW。 本論文的第三章討論降頻混頻器之設計,首先探討其規格需求,接著比較幾種典型混波器電路架構之優缺點,並且歸納且提出能滿足系統規格之電路架構,此設計採用交錯耦合電容輸入級達到高線性度以及低雜訊的特性。最後會討論該電路之設計流程以及量測結果。實現之降頻混頻器採用TSMC 90奈米之製程,降頻混頻器其電壓轉換增益為5.2 dB,功率轉換增益為-2.5 dB,雜訊指數為15.2 dB,混波器核心消耗5 mW,含緩衝器(供量測用)總功率消耗為20 mW,IP1dB為-6 dBm。 論文的第四章為此研究之結論及未來展望。 | zh_TW |
dc.description.abstract | The goal of this research is to develop RF front-end circuits for 5th generation mobile communication system (5G). 5G is the extension of existing 4th generation mobile communication (4G) to provide higher data rate, lower latency and superior user experience. In respect to RF front-end design, the key technologies in 5G are (1) circuits operating at millimeter wave bands to provide larger data bandwidth (2) beamforming technique which utilizes multiple antennas to create a highly directional beam to compensate the path loss at millimeter wave frequencies. The main target of this research is to develop circuits which meet the system requirements in 5G.
In Chapter 1, the system-level design considerations of the target transceiver are discussed. Basic characteristics and advantages of array transceiver are analyzed. Design considerations related to system architecture and link-budget are also presented. In this work, a low noise amplifier (LNA) and a downconverter are designed and implemented. In Chapter 2, the design of the LNA is discussed, including specifications, circuit architecture, analysis, design procedure and measurement result. The noise figure of the LNA is optimized based on the two-port noise theory. Two circuit techniques are used to improve the circuit linearity, and the corresponding mechanisms are analyzed. The designed LNA is implemented in TSMC 40 nm CMOS technology. It achieves 19 dB gain, 3.5 dB noise figure, -16 dBm P1dB and 20 mW power consumption. The design of the downconverter is discussed in Chapter 3, several popular downconverter circuit architectures are compared, and the architecture to meet the target requirement is proposed. The cross-coupled common-gate architecture is used to implement a high linearity and low power mixer input stage, which is necessary to satisfy the target system requirement. The designed downconverter is implemented in TSMC 90 nm CMOS technology. It achieves 5.2 dB voltage conversion gain, -2.5 dB power conversion gain, 15.2 dB noise figure, -6 dBm IP1dB. The mixer core consumes 5 mW and total power consumption (include buffer) is 20 mW. In Chapter 4, the conclusion and future work of this research are summarized. | en |
dc.description.provenance | Made available in DSpace on 2021-06-17T03:12:30Z (GMT). No. of bitstreams: 1 ntu-107-R05943037-1.pdf: 8757984 bytes, checksum: 95bffcfdc81e837cc3be3317ed1fabdf (MD5) Previous issue date: 2018 | en |
dc.description.tableofcontents | Table of Contents
中文審定書 i 摘要 v Abstract vii List of Figures xi List of Tables xvi Chapter 1 Introduction to RF Design for 5th Generation Mobile Communication 1 1.1 Introduction to 5th Generation Mobile Communication 1 1.1.1 The 5G Vision 1 1.1.2 5G Mobile Communication and RF Design 2 1.2 Motivations for 5G Millimeter Wave and Phased Array 3 1.3 Advantages of Phased Array Receiver and Transmitter 4 1.4 RF System Architecture in this Work 6 Chapter 2 Low-Noise Amplifier Design for 5G 9 2.1 System Requirement and Specifications 9 2.2 Circuit Architecture and Design Procedure 10 2.2.1 Design of the First Stage and Noise Figure Optimization 12 2.2.2 Design of the Second Stage and Linearity Design Considerations 18 2.2.3 Drain Nonlinearity Model and Frequency-Dependent Nonlinear Analysis 24 2.3 Implementation Issues of the LNA 27 2.3.1 Definition of Ground Return Current in Inductor Simulation 27 2.3.2 Interconnection Design Methodology and Modeling 29 2.3.3 Bypass Capacitor Selection 30 2.3.4 Ground Metal Stack-up 32 2.4 Measurement Result and Discussion 33 2.4.1 Measurement Setup 33 2.4.2 S-Parameter Measurement Result 34 2.4.3 Noise Figure Measurement Result 36 2.4.4 P1dB Measurement Result 38 2.4.5 IIP3 Measurement Result 39 2.5 Performance Summary 41 Chapter 3 Downconverter Design for 5G 43 3.1 System Requirement and Specification 43 3.2 Popular Mixer Architectures and Comparison 44 3.2.1 Gilbert Cell Mixer 45 3.2.2 Bulk-Driven Mixer 46 3.2.3 Gate-Driven Mixer 47 3.2.4 Circuit Architecture to Satisfy the Target Requirement 49 3.3 Proposed Circuit Architecture and Design Procedure 49 3.3.1 Capacitor Cross-Coupled Common-Gate Input Stage Design 51 3.3.2 Design of the Switching Quad 53 3.4 Transformer Balun Theory and Implementation 57 3.4.1 Theory of Inductively Coupled Resonators 57 3.4.2 Transformer Model Extraction from EM Simulation Result 59 3.4.3 Design Procedure of the Transform Balun in Target Mixer 64 3.4.4 Transformer Center-Tap and High Frequency Imbalance 66 3.5 Measurement Result and Discussion 70 3.5.1 Measurement Setup 70 3.5.2 S-Parameter Measurement Result 71 3.5.3 Conversion Gain Measurement Result 74 3.5.4 Input 1dB Compression Point (IP1dB) Measurement Result 80 3.5.5 IIP3 Measurement Result 81 3.5.6 Noise Figure Measurement Result 83 3.6 Performance Summary 84 Chapter 4 Conclusions and Future Works 87 4.1 Conclusions 87 4.2 Future Works 87 References 89 | |
dc.language.iso | en | |
dc.title | 應用於第五代行動通訊系統之接收機前端電路 | zh_TW |
dc.title | Receiver Front-end Circuits for 5th Generation Mobile Communication System | en |
dc.type | Thesis | |
dc.date.schoolyear | 106-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 劉深淵(Shen-Iuan Liu),李泰成(Tai-Cheng Lee),陳筱青(Hsiao-Chin Chen) | |
dc.subject.keyword | 第五代行動通訊,接收機,射頻電路,低雜訊放大器,混頻器, | zh_TW |
dc.subject.keyword | Mobile Communication,Front-end Circuits,Receiver Circuits,Low Noise Amplifier,Mixer, | en |
dc.relation.page | 91 | |
dc.identifier.doi | 10.6342/NTU201801463 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2018-07-16 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-107-1.pdf 目前未授權公開取用 | 8.55 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。