請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/63714
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 楊佳玲(Chia-Lin Yang) | |
dc.contributor.author | Chun-Wei Chen | en |
dc.contributor.author | 陳君維 | zh_TW |
dc.date.accessioned | 2021-06-16T17:17:04Z | - |
dc.date.available | 2015-08-20 | |
dc.date.copyright | 2012-08-20 | |
dc.date.issued | 2012 | |
dc.date.submitted | 2012-08-17 | |
dc.identifier.citation | [1] B. Black, M. Annavaram, N. Brekelbaum, J. DeVale, L. Jiang, G. H. Loh, D. McCaule, P. Morrow, D. W. Nelson, D. Pantuso, P. Reed, J. Rupley, S. Shankar, J. Shen, and C. Webb. Die stacking (3d) microarchitecture. In Microarchitecture, 2006. MICRO-39. 39th Annual IEEE/ACM International Symposium on, pages 469 {479, dec. 2006.
[2] A. Coskun, J. Ayala, D. Atienza, T. Rosing, and Y. Leblebici. Dynamic thermal management in 3d multicore architectures. In Design, Automation Test in Europe Conference Exhibition, 2009. DATE '09., pages 1410 {1415, april 2009. [3] J. Donald and M. Martonosi. Techniques for multicore thermal management: Classi cation and new exploration. In Computer Architecture, 2006. ISCA '06. 33rd International Symposium on, pages 78 {88, 0-0 2006. [4] D. Fetis. An evaluation of hotspot-3.0 block-based temperature model. In In Proc. 2006 WDDD, in conjuction with ISCA 2006, 2006. [5] H. Hanson and K. Rajamani. What computer architects need to know about memory throttling. In Proceedings of the 2010 international conference on Computer Architecture, ISCA'10, pages 233{242, Berlin, Heidelberg, 2012. SpringerVerlag. [6] H. Homayoun, V. Kontorinis, A. Shayan, T.-W. Lin, and D. Tullsen. Dynamically heterogeneous cores through 3d resource pooling. In High Performance Computer Architecture (HPCA), 2012 IEEE 18th International Symposium on,pages 1 {12, feb. 2012. [7] hp. http://www.hpl.hp.com/research/cacti/. [8] W. Huang, K. Skadron, S. Gurumurthi, R. Ribando, and M. Stan. Di erentiating the roles of ir measurement and simulation for power and temperature-aware design. In Performance Analysis of Systems and Software, 2009. ISPASS 2009. IEEE International Symposium on, pages 1 {10, april 2009. [9] Intel. http://ark.intel.com/. [10] T. Kgil, S. D'Souza, A. Saidi, N. Binkert, R. Dreslinski, T. Mudge, S. Reinhardt, and K. Flautner. Picoserver: using 3d stacking technology to enable a compact energy e cient chip multiprocessor. In Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, ASPLOS-XII, pages 117{128, New York, NY, USA, 2006. ACM. [11] J. Lin, H. Zheng, Z. Zhu, H. David, and Z. Zhang. Thermal modeling and management of dram memory systems. SIGARCH Comput. Archit. News, 35(2):312{322, June 2007. [12] C. Liu, I. Ganusov, M. Burtscher, and S. Tiwari. Bridging the processor-memory performance gap with 3d ic technology. Design Test of Computers, IEEE, 22(6):556 { 564, nov.-dec. 2005. [13] G. Loh. 3d-stacked memory architectures for multi-core processors. In Computer Architecture, 2008. ISCA '08. 35th International Symposium on, pages 453 {464, june 2008. [14] G. Loi, B. Agrawal, N. Srivastava, S.-C. Lin, T. Sherwood, and K. Banerjee. A thermally-aware performance analysis of vertically integrated (3-d) processor-memory hierarchy. In Design Automation Conference, 2006 43rd ACM/IEEE, pages 991 {996, 0-0 2006. [15] N. Madan and R. Balasubramonian. Leveraging 3d technology for improved reliability. In Microarchitecture, 2007. MICRO 2007. 40th Annual IEEE/ACM International Symposium on, pages 223 {235, dec. 2007. [16] J. Meng, K. Kawakami, and A. K. Coskun. Optimizing energy e ciency of 3-d multicore systems with stacked dram under power and thermal constraints. In Proceedings of the 49th Annual Design Automation Conference, DAC '12, pages 648{655, New York, NY, USA, 2012. ACM. [17] Micron. http://www.micron.com/. [18] T. Mitra and R. Jayaseelan. Dynamic thermal management via architectural adaptation. In Design Automation Conference, 2009. DAC '09. 46th ACM/IEEE, pages 484 {489, july 2009. [19] J. Ouyang, G. Sun, Y. Chen, L. Duan, T. Zhang, Y. Xie, and M. Irwin. Arithmetic unit design using 180nm tsv-based 3d stacking technology. In 3D System Integration, 2009. 3DIC 2009. IEEE International Conference on, pages 1 {4, sept. 2009. [20] Y. J. Park, M. Zeng, B. seok Lee, J.-A. Lee, S. G. Kang, and C. H. Kim. Thermal analysis for 3d multi-core processors with dynamic frequency scaling. In Computer and Information Science (ICIS), 2010 IEEE/ACIS 9th International Conference on, pages 69 {74, aug. 2010. [21] A. Patel, F. Afram, S. Chen, and K. Ghose. Marss: A full system simulator for multicore x86 cpus. In Design Automation Conference (DAC), 2011 48th ACM/EDAC/IEEE, pages 1050 {1055, june 2011. [22] K. Puttaswamy. Thermal analysis of a 3d die-stacked high-performance microprocessor. In In Proceedings of GLSVLSI, 2006. [23] K. Puttaswamy and G. Loh. The impact of 3-dimensional integration on the design of arithmetic units. In Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on, page 4 pp., may 2006. [24] K. Puttaswamy and G. Loh. Implementing register les for high-performance microprocessors in a die-stacked (3d) technology. In Emerging VLSI Technologies and Architectures, 2006. IEEE Computer Society Annual Symposium on, volume 00, page 6 pp., march 2006. [25] K. Puttaswamy and G. Loh. Scalability of 3d-integrated arithmetic units in high-performance microprocessors. In Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE, pages 622 {625, june 2007. [26] P. Rosenfeld, E. Cooper-Balis, and B. Jacob. Dramsim2: A cycle accurate memory system simulator. Computer Architecture Letters, 10(1):16 {19, jan.-june 2011. [27] D. H. Woo, N. H. Seong, D. Lewis, and H.-H. Lee. An optimized 3d-stacked memory architecture by exploiting excessive, high-density tsv bandwidth. In High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on, pages 1 {12, jan. 2010. [28] I. Yeo, C. C. Liu, and E. J. Kim. Predictive dynamic thermal management for multicore systems. In Design Automation Conference, 2008. DAC 2008. 45th ACM/IEEE, pages 734 {739, june 2008. [29] W. Zhang and T. Li. Microarchitecture soft error vulnerability characterization and mitigation under 3d integration technology. In Microarchitecture, 2008. MICRO-41. 2008 41st IEEE/ACM International Symposium on, pages 435 { 446, nov. 2008. [30] W. Zhang and T. Li. Exploring phase change memory and 3d die-stacking for power/thermal friendly, fast and durable memory architectures. In Parallel Architectures and Compilation Techniques, 2009. PACT '09. 18th International Conference on, pages 101 {112, sept. 2009. [31] C. Zhu, Z. Gu, L. Shang, R. Dick, and R. Joseph. Three-dimensional chip-multiprocessor run-time thermal management. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 27(8):1479 {1492, aug.2008. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/63714 | - |
dc.description.abstract | 三維堆疊整合記憶體晶片技術使得記憶體晶片可直接堆疊於微處理器上,因此大大的減少了微處理器和記憶體晶片間的線路延遲時間。許多研究皆已指出憑藉著此種技術,系統的效能將會得到提升。但此種架構因為大幅地增加了功率密度,導致晶片的溫度相比於傳統二維晶片來得高,也使得溫度變成了此種架構上更必須去處理的問題。
動態散熱管理是一種用來控制系統溫度的技術。過去已有許多動態散熱管理技術被提出並用來解決二維晶片系統的過熱問題。然而,三維堆疊整合記憶體晶片帶來的過熱問題會產生多大的影響還是個未知數。並且,三維堆疊整合記憶體晶片在散熱上的特性也使得動態散熱管理的設計變得更複雜。 本論文提出了三維架構下整合效能、功率、溫度模組的模擬器。並實作了多種既存的動態散熱管理機制,對此架構下的散熱問題做初步的探討。 | zh_TW |
dc.description.abstract | Three-dimensional integration enables stacking memory directly on top of a microprocessor, thereby signi cantly reducing wire delay between the two. Previous studies have examined the performance bene ts of such an approach. However, the high power density makes the thermal issues more critical than 2D does. Dynamic thermal management is a technique to control the temperature of a system. Several DTMs had been proposed to solve the thermal emergency of 2D systems. What are the impacts of thermal issues really have to 3D-stacked DRAMs-on-processor are unknown. And the additional characteristics of 3D-stacked DRAMs-on-processor makes the DTM more complex. In this work, we construct performance, power and thermal model for 3D architecture. And we also perform preliminary studies on DTM policies in 3D architecture via the simulation framework we construct. | en |
dc.description.provenance | Made available in DSpace on 2021-06-16T17:17:04Z (GMT). No. of bitstreams: 1 ntu-101-R99922106-1.pdf: 1297780 bytes, checksum: 9d520bd2b44f55b5b2d0d24545539501 (MD5) Previous issue date: 2012 | en |
dc.description.tableofcontents | Contents
Abstract i 1 Introduction 1 2 Related Works 7 2.1 Dynamic Thermal Management Works For 2D . . . . . . . . . . . . . 7 2.1.1 Core-side Dynamic Thermal Management Policies . . . . . . . 7 2.1.2 Memory-side Dynamic Thermal Management Policies . . . . . 8 2.2 Dynamic Thermal Management Works For 3D . . . . . . . . . . . . . 8 3 Design Options of Thermal Control 10 3.1 Dynamic Thermal Management Techniques for DRAMs in 2D systems 11 3.2 Dynamic Thermal Management Techniques for Cores in 2D systems . 12 4 Methodology 14 4.1 Performance Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.1.1 Processor Model . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.1.2 Memory Model . . . . . . . . . . . . . . . . . . . . . . . . . . 17 4.2 Power Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 4.3 Thermal Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 4.4 Workloads Characterization . . . . . . . . . . . . . . . . . . . . . . . 21 4.5 Metrics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 5 Experimental Results 24 5.1 Evaluation of Dynamic Thermal Management Techniques for DRAMs in 2D Systems . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 5.2 Evaluation of Dynamic Thermal Management Techniques for Cores in 2D Systems . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 5.3 Comparisons with Related Works . . . . . . . . . . . . . . . . . . . . 29 6 Conclusion 33 Bibliography 35 | |
dc.language.iso | en | |
dc.title | 三維堆疊整合處理器與動態隨機存取記憶體晶片之動態散熱管理研究與分析 | zh_TW |
dc.title | Analysis of Dynamic Thermal Management in 3D-stacked DRAM-on-processor | en |
dc.type | Thesis | |
dc.date.schoolyear | 100-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 洪士灝(Shih-Hao Hung),陳依蓉 | |
dc.subject.keyword | 多核心處理器,動態散熱管理,三維整合,溫度分析,隨機記憶體晶片, | zh_TW |
dc.subject.keyword | Chip-multiprocessor,dynamic thermal management,3-D integration,thermal analysis,DRAM Memories, | en |
dc.relation.page | 38 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2012-08-18 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 資訊工程學研究所 | zh_TW |
顯示於系所單位: | 資訊工程學系 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-101-1.pdf 目前未授權公開取用 | 1.27 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。