請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/63288
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 陳中平(Chung-Ping Chen) | |
dc.contributor.author | Wei-Hao Kao | en |
dc.contributor.author | 高偉浩 | zh_TW |
dc.date.accessioned | 2021-06-16T16:32:54Z | - |
dc.date.available | 2013-01-16 | |
dc.date.copyright | 2013-01-16 | |
dc.date.issued | 2012 | |
dc.date.submitted | 2012-12-03 | |
dc.identifier.citation | [1] T. Saeki, et al.,“A 2.5ns Clock Access, 250-MHz, 256-Mb SDRAM With Synchronous Mirror Delay,” IEEE J. Solid-State Circuits, vol. 31, pp. 1656-1668, Aug. 2000.
[2] Y. J. Jeon, et al., “A 66-333MHz 12mW Register-controlled DLL With a Single Delay Line and Adaptive Duty-Cycle Clock Dividers for Production DDR SDRAMs,” IEEE J. Solid-State Circuits, vol.39, no.39, pp.2087-2092, Nov. 2004. [3] H.Sutoh, K. Yamakoshi, and M. Ino,“Circuit Technique for Skew-Free Clock Distribution,” IEEE Custom Integrated Circuits Conf., pp.163-166, 1995. [4] G. K. Dehng, et al.,“Clock-Deskew Buffer Using a SAR-controlled Delayed-Locked Loop,“ IEEE J. Solid-State Circuits, vol.35, no.8, pp.1128-1136, Aug. 2000. [5] Shun-Wen Cheng, “A High-Speed Magnitude Comparator With Small Transistor Count,” IEEE Proceedings of International Conference on Electronics, Circuits and Systems, vol. 3, pp. 1168 – 1171, Dec. 2003. [6] D. Shin, J. Song, H. Chae, and C. Kim, “A 7ps Jitter 0.053 mm2 Fast Lock All-Digital DLL With a Wide Range And High Resolution DCC,” IEEE J. Solid-State Circuits, vol. 44, no. 9, pp. 2437-2451, Sep. 2009. [7] A. Alvandpour, R. K. Krishnamurthy, D. Eckerbert, S. Apperson, B. Bloechel, and S. Borkar,“A 3.5GHz 32mW 150nm Multiphase Clock Generator For High-Performance Microprocessors,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 112–113, 489, 2003. [8] G.-K. Dehng, J.-W. Lin, and S.-I. Liu,“A Fast-Lock Mixed-Mode DLL Using a 2-b SAR Algorithm,”IEEE J. Solid-State Circuits, vol. 36, no.10, pp. 1464–1471, Oct. 2001. [9] M. O. Shaker, M. A. Bayoumi,“A 90nm Low-Power Successive Approximation Register For A/D Conversion,” Quality Electronic Design (ISQED), 2011 12th International Symposium on, page1-5, march, 2011. [10] W.-J. Yun, H.-W. Lee, D. Shin, et al.,“A 0.1-to-1.5GHz 4.2mW ALL-Digital DLL With Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Paper, pp. 282-283, 2008. [11] J.-S. Wang, C.-Y. Cheng, J.-C. Liu, and Y.-M. Wang, “A Duty-Cycle-Distortion-Tolerant Half-Delay-Line Low-Power Fast-Lock-in All-Digital Delay-Locked Loop,” IEEE J. Solid-State Circuits, vol.45, no.5, May 2010. [12] W.-J. Yun, H.-W. Lee, D. Shin, and S. Kim, “A 3.57Gs/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.19, no.9 , Sep. 2011. [13] Y.-S. Kim, S.-K. Lee, H.-J. Park, and J.-Y. Sim, “A 110 MHz to 1.4 GHz Locking 40-Phase All-Digital DLL,” IEEE, J. Solid-State Circuits, vol.46, no.2, Feb. 2011. [14] J.-H. Park, D.-H. Jung, K. Ryu, and S.-O. Jung, “ADDLL for Clock-Deskew Buffer in High-Performance SoCs,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2012. [15] M.-H. Hsieh, L.-H. Chen, S.-I. Liu, C. C.-P. Chen, ”A 6.7MHz-to-1.24GHz 0.0318mm2 Fast-Locking All-Digital DLL in 90nm CMOS,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 244-246, 2012. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/63288 | - |
dc.description.abstract | 最近幾年,系統整合的晶片已成為IC設計的趨勢。因此,SoC(System-on-Chip)的設計常常會結合許多知識產權(Intellectual Property)和組件電路,而在這些系統整合的晶片中,延遲鎖相迴路經常被用來同步系統中的時脈。然而,對於越先進的製程而言,類比的延遲鎖相迴路是比較難去實現和設計的,而且容易受到製程、電壓、溫度變化的影響;相反的,全數位的延遲鎖相迴路比較容易實現在高階製程當中,也易與數位系統整合。由於記憶體系統的需求日漸增加,低擾動且寬頻的數位鎖相迴路的需求亦逐漸增多。而全數位鎖相迴路中快速鎖定的特性,在一些有休眠模式的應用中,也是十分重要的指標之一。這份研究的目的即在系統層級中,提出一低擾動,寬頻且快速鎖定之全數位鎖相迴路。
此篇論文中提出了一創新電路¬—粗調相位選擇器,來取代傳統數位控制延遲線。粗調相位選擇器不只將頻寬拓寬至120MHz-1.4GHz,並且擁有快速鎖定的特性。在頻寬範圍之內,不論輸入頻率為何,皆只需要7-8個週期便可以完成鎖定。除此之外,使用閉迴路的架構加上應用在電路當中的有限狀態機,使得操作在1.4GHz時,其峰對峰抖動量只有1.47ps。此晶片是使用台積電90nm CMOS製程,其核心電路面積為0.785平方毫米。 | zh_TW |
dc.description.abstract | In recent years, the trend of IC design goes toward to the system-level and single-chip solution. Therefore, we usually integrate many intellectual properties (IPs) and customized blocks into a single chip, named System-on-Chip (SoC). As a result, the DLLs are usually used to synchronize the timing of the whole system. However, the analog DLLs are more difficult to be implemented and designed in the advanced process nowadays, and suffered from the PVT variations. On the contrary, the digital DLL circuits are simpler and easier for implementation over technologies. Recently, since the demand of memory market increases, the digital DLL is required to have low jitter and wide operating frequency range. Besides, the characteristic of the fast-locking is also important, since some systems have to be synchronized very quickly after the sleep mode. As a result, a wide-range, low jitter, and fast-locking all-digital DLL is proposed in this work.
In this thesis, a novel coarse-tune phase generator (CTPG) is proposed to replace the conventional digital-controlled delay line used in the all-digital delay-locked loop. The proposed CTPG not only expands the operating frequency range which is from 120MHz to 1.4GHz but also has the characteristic of fast-locking. The proposed ADDLL achieves a fast-locking time in 7-8 clock cycles irrelevant to input frequency. Besides, the closed-loop architecture and the finite state machine (FSM) implemented to avoid the bubble in the digital control code achieve low jitter, which is 1.47ps at 1.4GHz. The chip was fabricated in the TSMC 90nm CMOS process and occupied 0.785 mm2 active area. | en |
dc.description.provenance | Made available in DSpace on 2021-06-16T16:32:54Z (GMT). No. of bitstreams: 1 ntu-101-R98943123-1.pdf: 10574556 bytes, checksum: e6f75fcdda703b53f1f47092b07bb67b (MD5) Previous issue date: 2012 | en |
dc.description.tableofcontents | 口試委員會審定書 iii
致謝 v 摘要 vii Abstract ix Contents xi List of figures xiii List of tables xvii Chapter 1 Introduction 1 1.1 Background 1 1.2 Motivation 1 1.3 Thesis Organization 2 Chapter 2 An Overview of Delay-Locked Loops 3 2.1 The Analysis Theory of Delay-Locked Loops 3 2.2 Classification of Delay-Locked Loops 4 2.3 Analog Delay-Locked Loops 6 2.3.1 Phase Detector (PD) 7 2.3.2 Charge Pump (CP) & Loop Filter 9 2.3.3 Voltage-Controlled Delay Line 11 2.3.4 Stability Analysis 13 2.4 Digital Delay-Locked Loops 15 2.4.1 Register-controlled DLL [2] 16 2.4.2 Counter-controlled DLL [3] 17 2.4.3 Successive approximation register-controlled DLL [4] 18 2.5 Comparison of the analog DLLs and the digital DLLs 20 Chapter 3 A 1.47ps low jitter, 120MHz – 1.4GHz Wide-Range and Fast-Locking All-Digital Delay-Locked Loop 21 3.1 Introduction 21 3.2 System Architecture 22 3.3 Circuit Description 24 3.3.1 Coarse-tune Unit: Coarse Tune Phase Generator (CTPG) 24 3.3.2 Fine-tune Unit: Digital Phase Mixer (DPM) & Edge Combiner (EC) 36 3.3.3 Fine-tune Control Code Unit: Phase Detector (PD), Lock Detector (LD) & Successive Approximation Register (SAR) 39 3.4 Simulation results 44 3.4.1 Locking Procedure 44 3.4.2 Locking Range and the Jitter Performance 45 3.5 The Modified Wide-Range and Fast-Locking All-Digital Delay Lock Loop 49 3.5.1 System Architecture 50 3.5.2 The Modified Coarse-Tune Phase Generator 50 3.5.3 The Simulation Results 53 3.5.4 Summary of the Post-simulation 57 Chapter 4 Experimental Results 59 4.1 The Measurement Setup 59 4.2 The Measured Operating Frequency Range and Jitter 62 4.3 The Jitter Performance measured by Agilent 86100C 70 4.4 Summary 78 Chapter 5 Conclusion 79 Bibliography 81 | |
dc.language.iso | en | |
dc.title | 一1.47ps低擾動,120MHz - 1.4GHz寬頻且快速鎖定之全數位延遲鎖相迴路 | zh_TW |
dc.title | A 1.47ps Low Jitter, 120MHz – 1.4GHz Wide-Range, and Fast-Locking All-Digital Delay-Locked Loop | en |
dc.type | Thesis | |
dc.date.schoolyear | 101-1 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 曹恆偉(Hen-Wai Tsao),李泰成(Tai-Cheng Lee),林宗賢(Tsung-Hsien Lin) | |
dc.subject.keyword | 全數位鎖相迴路,寬頻,快速鎖定, | zh_TW |
dc.subject.keyword | All-digital Delay-Locked Loop (ADDLL),Wide-Range,Fast-Locking,Low Jitter,Time-to-Digital Converter (TDC), | en |
dc.relation.page | 82 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2012-12-04 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-101-1.pdf 目前未授權公開取用 | 10.33 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。