請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/58903
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 李建模(Chien-Mo Li) | |
dc.contributor.author | Hung-Yi Li | en |
dc.contributor.author | 李泓頤 | zh_TW |
dc.date.accessioned | 2021-06-16T08:37:48Z | - |
dc.date.available | 2015-11-05 | |
dc.date.copyright | 2013-11-05 | |
dc.date.issued | 2013 | |
dc.date.submitted | 2013-10-16 | |
dc.identifier.citation | [Anderson 86] Anderson, H.L, 'Metropolis, Monte Carlo and the MANIAC,' Los Alamos Science 14: 96–108, 1986.
[Bae 06] B. S. Bae, J. W. Choi, J. H. Oh, and J. Jang, “Level shifter embedded in drive circuits with amorphous silicon TFTs,” IEEE Transactions on Electron Devices, vol.53, no.3, pp. 494-498, March. 2006. [Baeurle 09] Baeurle, Stephan A., 'Multiscale modeling of polymer materials using field-theoretic methodologies: a survey about recent developments,' Journal of Mathematical Chemistry 46 (2): pp. 363–426, 2009. [Bai 08] J. Y. Bai, H. R. Chen, and S. Y. Chien, “An asynchronous fixed-coefficient FIR filter implemented with flexible a-Si TFT technology,” Proc. Asia Pacific Conference on Circuits and Systems, pp.1790-1793, Nov. 2008. [Chen 12] Q. Chen, S.-H. Weng, and C.-K. Cheng, “A practical regularization technique for modified nodal analysis in large-scale time-domain circuit simulation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 31(7):1031-1040, 2012. [Dartu 98] F. Dartu and L. T. Pileggi, “TETA: transistor-level engine for timing analysis,” Proc. Design Automation Conference, pages 595–598, Jun. 1998. [Gielen 00] G. G. Gielen, and A. R. Rob, 'Computer-aided design of analog and mixed-signal integrated circuits,' Proc. of the IEEE 88.12 (2000): 1825-1854. [Graner 92] Francois Graner and James A. Glazier, 'Simulation of Biological Cell Sorting Using a Two-Dimensional Extended Potts Model,' Physical Review Letters, 69, 2013–2016, 1992. [Gulati 09] K. Gulati, J. F. Croix, S. P. Khatr, and R. Shastry, “Fast circuit simulation on graphics processing units,” Proc. Conference on Asia and South Pacific Design Automation, pages 403–408. IEEE Press, 2009. [Gropp 99] W. D. Gropp, E. L. Lusk, A. Skjellum, “Using MPI: portable parallel programming with the message-passing interface,” Vol. 1. the MIT Press, 1999.Appendix – User manual [Hack 89] M. Hack, M. S. Shur, and J. G. Shaw, “Physical models for amorphous-silicon thin-film transistors and their implementation in a circuit simulation program,” IEEE Transactions on Electron Devices, vol.36, no.12, pp.2764-2769, Dec. 1989. [He 01] Y. He, R. Hattori, and J. Kanicki, “Improved A-Si:H TFT Pixel Electrode Circuits for Active-Matrix Organic Light Emitting Display,” IEEE Transactions on Electron Devices, vol. 48, no. 7, July. 2001. [Hou 03] J. Hou and A. Chatterjee, “Concurrent transient fault simulation for analog circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 10, pp. 1385–1398, Oct. 2003. [Huang 10] T. C. Huang, Kenjiro Fukuda, C. M. Lo, Y. H. Yeh, Tsuyoshi Sekitani, Takao Someya, and K. T. Cheng, “Pseudo-CMOS: A Novel Design Style for Flexible Electronics”, Proc. Design, Automation and Test in Europe Conference, 2010. [Jang 99] Jang et al. United States Patent, number 5923050, Jul. 13, 1999. [Kim 06] C. H. Kim, S. J. Yoo, H. J. Kim, J. M. Jun, and J. Y. Lee, “Integrated a-Si TFT row driver circuits for high-resolution applications,” Journal of Society for Information Display, vol. 14, no. 4, pp.333-337, May. 2006. [Kumar 04] A. Kumar, S. Sambandan, K. Sakariya, P. Servati, and A. Nathan, “Amorphous silicon shift registers for display drivers,” Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films, vol.22, no.3, pp.981-986, May. 2004. [Kumar 05] A. Kumar, A. Nathan, and G. E. Jabbour, “Does TFT mobility impact pixel size in AMOLED backplanes?,” IEEE Transactions on Electron Devices, vol.52, no.11, pp. 2386- 2394, Nov. 2005. [Kuo 12] C. C. Kuo, W. Y. Hu, Y. H. Chen, J. F. Kuan, Y. K. Cheng, “Efficient Trimmed-sample Monte Carlo Methodology and Yield-aware Design Flow for Analog Circuits,” Proc. Design Automation Conference, pages 1113–1118, Jul. 2012. [Lin 11] C. W. Lin, M. C.-T. Chao, and Y. S. Huang, “A Novel Pixel Design for AM-OLED Displays Using Nanocrystalline Silicon TFTs,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 19, No. 6, June, 2011. [Li 12] P. Li, “Parallel circuit simulation: A historical perspective and recent developments,” Foundations and Trends in Electronic Design Automation, 5(4):211–318, 2012. [Madeira 97] P. Madeira and R. Hornsey, “Analog circuit design using amorphous silicon thin film transistors,” IEEE Canadian Conference on Electrical and Computer Engineering, vol.2, pp.633-636, May. 1997. [Mohan 02] N. Mohan, K. S. Karim, and A. Nathan, “Design of multiplexer in amorphous silicon technology,” Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films, vol.20, no.3, pp.1043-1047, May. 2002. [Najm 10] F. N. Najm, “Circuit Simulation,” New York: Wiley, 2010. [Ortega 70] J. M. Ortega and W. C. Rheinboldt, “Iterative solution of nonlinear equations in several variables,” Academic Press, New York, 1970. [Peng 09] H. Peng and C. K. Cheng, “Parallel transistor level full-chip circuit simulation,” Proc. Design, Automation and Test in Europe Conference, pages 304–307, 2009. [Servati 02a] P. Servati, S. Prakash, A. Nathan, and C. Py, “Amorphous silicon driver circuits for organic light-emitting diode displays,” Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films, vol.20, no.4, pp.1374-1378, July. 2002. [Servati 02b] P. Servati and A. Nathan, “Modeling of the reverse characteristics of a-Si:H TFTs,” IEEE Transactions on Electron Devices, vol. 49, pp. 812-819, 2002. [Servati 02c] P. Servati and A. Nathan, “Modeling of the static and dynamic behavior of hydrogenated amorphous silicon thin-film transistors,” Journal of Vacuum Science and Technology A, Vacuum, Surfaces, and Films, vol. 20, pp. 1038-1042, 2002. [Tarn 10] Y. C. Tarn, P. C. Ku, H. H. Hsieh, and L. H. Lu, “An Amorphous-Silicon Operational Amplifier and Its Application to a 4-Bit Digital-to-Analog Converter,” IEEE Journal of Solid-State Circuits, vol.45, no.5, pp.1028-1035, May. 2010. [Venugopal 07] S. M. Venugopal and D. R. Allee, “Integrated a-Si:H Source Drivers for 4 ′′ QVGA Electrophoretic Display on Flexible Stainless Steel Substrate,” IEEE Journal of Display Technology, vol.3, no.1, pp.57-63, March. 2007. [Wei 12] W. E. Wei, “Yield Optimization of Flexible TFT Analog Circuits,” M.S. thesis, Graduate Institute Electronics Eng., National Taiwan Univ., Nov. 2012. [Weste 05] N. Weste, and D.Harris, “CMOS VLSI design: A circuit and systems perspective,” Addison-Wesley, 2005. [Yang 99] Z. R. Yang, M. Zwolinski, “Fast, robust DC and transient fault simulation for nonlinear analogue circuits,” Proc. Design, Automation and Test in Europe Conference, 1999. [Ye 08] X.Ye, W.Dong, P.Li, and S.Nassif, “Maps: Multi-algorithm parallel circuit simulation,” Proc. International Conference on Computer-Aided Design, pages 73–78, 2008. [Zhou 11] T. Y Zhou, H. Liu, D. Zhou and T. Tarim, “A Fast Analog Circuit Analysis Algorithm for Design Modication and Verication,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 30, No. 2, February 2011, pp. 308-313. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/58903 | - |
dc.description.abstract | 本篇論文提出一個多重電路模擬器來加速多重電路模擬(multi-circuit simulation)。在多重電路模擬之中,每個電路的架構都是相同的,但是電路參數和原始電路不同。此模擬器是基於連續弦方法(successive chord method),它是一個使用固定的逆雅可比矩陣(inverse of Jacobian matrix)的非線性迭代方法。透過連續弦方法,此模擬器重複使用逆雅可比矩陣來模擬很多具有相似偏壓的電路。此模擬器也在連續的時間區間內重複使用逆雅可比矩陣,以加速單一電路模擬。本篇論文使用8微米a-Si有機發光二極體驅動電路及90奈米CMOS漣波進位加法器當作實驗電路,並且將此模擬器和一個使用牛頓法(Newton-Raphson method)及逆向尤拉法(backward Euler method)的傳統模擬器做比較。實驗結果顯示此模擬器達到2.3倍的單一電路模擬加速及3.6倍的多重電路模擬加速,並且維持一樣的準確率。 | zh_TW |
dc.description.abstract | This thesis proposes MUSIC to speed up multi-circuit simulation, where each circuit under simulation is identical in schematic, but different from the original circuit in some parameters. MUSIC is based on the successive chord method, which is a nonlinear iterative method uses fixed inverse of Jacobian matrix (J-1). With the successive chord method, the J-1 is reused to simulate many circuits whose solutions are very close. Besides multi-circuit simulation, MUSIC also speeds up single-circuit simulation, which simulates a circuit with fixed parameters, by reusing the J-1 between consecutive time steps. We demonstrate MUSIC on two different circuits, OLED Organic Light-Emitting Diode (OLED) pixel driver and ripple-carry adder, designed in 8μm flexible amorphous-Silicon (a-Si) Thin-Film Transistor (TFT) and 90nm bulk silicon CMOS technologies, respectively. We compare MUSIC with a traditional circuit simulator that uses Newton-Raphson method and backward Euler method. Experimental results show that, without any loss of accuracy, MUSIC achieves 2.3X and 3.6X runtime speedup in single-circuit and multi-circuit simulation, respectively. | en |
dc.description.provenance | Made available in DSpace on 2021-06-16T08:37:48Z (GMT). No. of bitstreams: 1 ntu-102-R00943140-1.pdf: 1143614 bytes, checksum: 9a40c2fd7d3025339d08f9b140c411c7 (MD5) Previous issue date: 2013 | en |
dc.description.tableofcontents | Table of Contents
摘要 i Abstract ii Table of Contents iii List of Figures v List of Tables vii Chapter 1 Introduction 1 1.1 Motivation 1 1.2 Proposed Techniques 3 1.3 Contributions 5 1.4 Organization 6 Chapter 2 Background 7 2.1 Basic of Single-Circuit Simulation 7 2.1.1 Modified Nodal Analysis 8 2.1.2 Backward Euler Method 11 2.1.3 Newton-Raphson Method 13 2.2 Speedup Techniques for Single-Circuit Simulation 16 2.3 Speedup Techniques for Multi-Circuit Simulation 18 Chapter 3 Proposed Techniques 20 3.1 MUSIC 20 3.2 The Successive Chord Method 21 3.3 Star-Circuit Simulation 23 3.4 Satellite-Circuit Launching 24 3.5 Planet-Circuit Detection and Simulation 28 3.6 Star-Circuit Selection 31 Chapter 4 Experimental Results 33 4.1 Experimental Setup 33 4.1.1 Amorphous Silicon Thin-Film Transistor 34 4.1.2 Monte Carlo Simulation 37 4.1.3 Process Variation in Vth 39 4.2 Pixel Driver 40 4.3 Ripple Carry Adder 46 Chapter 5 Discussion 50 5.1 Memory Usage Overhead 50 5.2 Reduction in Number of Matrix Factorizations 51 5.3 Comparison to HSPICE 52 5.4 Parallel MUSIC 53 Chapter 6 Conclusion and Future Work 55 Reference 57 | |
dc.language.iso | en | |
dc.title | 基於連續弦方法之多重電路模擬 | zh_TW |
dc.title | MUSIC: A Multi-Circuit Simulator based on the Successive Chord Method | en |
dc.type | Thesis | |
dc.date.schoolyear | 102-1 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 黃俊郎(Jiun-Lang Huang),陳中平(Chung-Ping Chen) | |
dc.subject.keyword | 電路模擬,蒙地卡羅模擬,連續弦方法, | zh_TW |
dc.subject.keyword | Circuit Simulation,Monte Carlo Simulation,Successive Chord Method, | en |
dc.relation.page | 62 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2013-10-16 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-102-1.pdf 目前未授權公開取用 | 1.12 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。