請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/56615
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 曹恒偉(Hen-Wai Tsao) | |
dc.contributor.author | Mu-Tsung Lai | en |
dc.contributor.author | 賴木聰 | zh_TW |
dc.date.accessioned | 2021-06-16T05:37:57Z | - |
dc.date.available | 2017-08-16 | |
dc.date.copyright | 2014-08-16 | |
dc.date.issued | 2014 | |
dc.date.submitted | 2014-08-12 | |
dc.identifier.citation | [1]B. Razavi, RF Microelectronics, Second Edition. Prentice Hall, 2012.
[2]B. Razavi, Design of Integrated Circuits for Optical Communications, Second Edition. Wiley, 2012. [3]S. Asgaran, M. J. Deen, and C.-H. Chen, “A 4-mW monolithic CMOS LNA at 5.7 GHz with the gate resistance used for input matching,” IEEE Microw. Wireless Compon. Lett., vol. 16, no. 4, pp. 188–190, Apr. 2006. [4]Y. S. Wang and L. H. Lu, “5.7 GHz low-power variable-gain LNA in 0.18 μm CMOS,” Electronics Lett., vol. 41, pp. 66–68, 2005. [5]T. K. K. Tsang and M. N. El-Gamal, “Gain and frequency controllable sub-1 V 5.8 GHz CMOS LNA,” in Proc. IEEE Int. Symp. Circuits and Systems, vol. 4, pp. 795–798, May 2002. [6]D-K. Wu, R. Huang, W. Wong, and Y. Wang, “A 0.4-V Low Noise Amplifier Using Forward Body Bias Technology for 5 GHz Application,” IEEE Microw. Wireless Compon. Lett., Vol. 17, No. 7, pp. 543–545, July 2007. [7]J.-H. C. Zhan and S.S. Taylor, “A 5GHz Resistive-Feedback CMOS LNA for Low-Cost Multi-Standard Applications,” in Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2006, pp. 200–201. [8]Y. -J. E. Chen and Y.- I. Huang, “Development of integrated broad-band CMOS low-noise amplifiers, ” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 10, pp. 2120–2127, Oct. 2007. [9]F. Zhang and P.R. Kinget, “Low-power programmable gain CMOS distributed LNA,” IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1333–1343, Jun. 2006. [10]K.-H. Chen, J.-H. Lu, B.-J. Chen, and S.-I. Liu, “An Ultra-Wide-Band 0.4–10 GHz LNA in 0.18-μm CMOS,” IEEE Trans. Circuits Sys. II, Exp. Briefs, vol.54, no.3, pp.217–221, Mar. 2007. [11]S. Galal and B. Razavi, “10-Gb/s limiting amplifier and laser/modulator driver in 0.18-um CMOS technology,” IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2138–2146, Dec. 2003. [12]H.-Y. Huang, J.-C. Chien and L.-H. Lu, “A 10-Gb/s inductorless CMOS limiting amplifier with third-order interleaving active feedback,” IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 1111–1120, May 2007 [13]W.-Z. Chen, Y.-L. Cheng, and D.-S. Lin, “A 1.8-V 10-Gb/s fully integrated CMOS optical receiver analog front-end,” IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1388–1396, Jun. 2005. [14]C.-H. Wu, C.-H. Lee, W.-S. Chen, and S.-I. Liu, “CMOS wideband amplifiers using multiple inductive-series peaking technique,” IEEE J. Solid-State Circuits, vol. 40, no. 2, pp. 548–552, Feb. 2005. [15]J. Han, B. Choi, M. Seo, J. Yun, D. Lee, T. Kim, Y. Eo, and S. M. Park, “A 20-Gb/s transformer-based current-mode optical receiver in 0.13-μm CMOS,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 5, pp. 348–352, May 2010. [16]M. Atef and H. Zimmermann, “Optical Receiver Using Noise Cancelling With an Integrated Photodiode in 40 nm CMOS Technology,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 7, pp. 1929–1936, July 2013. [17]J.J. Pekarik, D.D. Coolbaugh, P.E. Cottrell, S.M. Csutak, D.R. Greenberg, B. Jagannathan, D.I. Sanderson, L. Wagner, J. Walko, Xudong Wang, and J. Watts, “Enabling RFCMOS solutions for emerging advanced applications,” Euro. Gallium Arsenide and Other Semic. Appl. Symp., pp.29–35, Oct. 2005. [18]T.K.K. Tsang, K.-Y. Lin, and M.N. El-Gamal, “Design Techniques of CMOS Ultra-Wide-Band Amplifiers for Multistandard Communications,” IEEE Trans. Circuits Sys. II, Exp. Briefs, vol.55, no.3, pp.214–218, Mar. 2008. [19]K. Bhatia, S. Hyvonen, and E. Rosenbaum, “An 8-mW, ESD-protected, CMOS LNA for ultra-wide-band applications,” in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2006, pp. 385–388. [20]Atef Mohamed and Horst Zimmermann , “10Gbit/s 2mW Inductorless Trans- impedance Amplifier ,” in Proc. IEEE Int. Symp. Circuits and Systems, May 2012, pp. 1728–1731. [21]A. Liscidini, M. Brandolini, D. Sanzogni and R. Castello, “A 0.13 μm CMOS front-end, for DCS1800/UMTS/802.11b-g with multiband positive feedback low-noise amplifier,” IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 981–989, Apr. 2005. [22]Sanghyun Woo, Woonyun Kim, Chang-Ho Lee, Hyoungsoo Kim and J. Laskar, “A Wideband Low-Power CMOS LNA With Positive–Negative Feedback for Noise, Gain, and Linearity Optimization,” IEEE Trans. Microw. Theory Techn., vol.60, no.10, pp.3169–3178, Oct. 2012. [23]Yanjie Wang, B. Afshar, Lu Ye, V.C. Gaudet and A.M. Niknejad, , 'Design of a Low Power, Inductorless Wideband Variable-Gain Amplifier for High-Speed Receiver Systems,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 4, pp. 696–707, Apr. 2012. [24]G. Gonzalez, Microwave Transistor Amplifiers: Analysis and Design, Second Edition. Upper Saddle River, NJ: Prentice-Hall, 1997. [25]B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001. [26]A. Van Der Ziel, Noise in Solid-State Devices and Circuits. New York: Wiley, 1986. [27]T.-K. Nguyen, C.-H. Kim, G.-J. Ihm, M.-S. Yang, and S.-G. Lee, “CMOS low-noise amplifier design optimization techniques,” IEEE Trans. Microw. Theory Techn., vol. 52, no. 5, pp. 1433–1442, May 2004. [28]J. Lu and F. Huang, , “Comments on ‘CMOS low-noise amplifier design optimization techniques’,” IEEE Trans. Microw. Theory Techn., vol. 54, no. 7, pp. 3155–3155, Jul. 2006. [29]H. Hashemi, and A. Hajimiri, “Concurrent Multiband Low-Noise Amplifiers-Theory, Design, and Applications,” IEEE Trans. Microw. Theory Techn., vol. 50, no. 1, pp. 288-301 Jan. 2002. [30]T. H. Lee, The Design of CMOS Radio Frequency Integrated Circuits. New York: Cambridge Univ. Press, 2002. [31]B. Toole, C. Plett, and M. Cloutier, “RF circuit implications of moderate inversion enhanced linear region in MOSFETs,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 2, pp. 319–328, Feb. 2004. [32]W. Sansen, “Distortion in elementary transistor circuits,” IEEE Trans. Circuits Syst.Ⅱ, Analog Digit. Signal Process., vol. 46, no. 3, pp. 315–325, Mar. 1999. [33]V. Aparin, G. Brown, and L. E. Larson, “Linearization of CMOS LNA's via optimum gate biasing,” in IEEE Int. Circuits Systems Symp., vol. IV, May 2004, pp. 748-751. [34]D. Linten, S. Thijs, M. I. Natarajan, P. Wambacq, W. Jeamsaksiri, J. Ramos, A. Mercha, S. Jenei, S. Donnay, and S. Decoutere, “A 5-GHz fully integrated ESD-protected low-noise amplifier in 90-nm RF CMOS,” IEEE J. Solid-State Circuits, vol. 40, no. 7, pp. 1434–1442, Jul. 2005. [35]D. Linten, L. Aspemyr,W. Jeamsaksiri, J. Ramos, A. Mercha, S. Jenei, S. Thijs, R. Garcia, H. Jacobsson, P.Wambacq, S. Donnay, and S. Decoutere, “Low-power 5 GHz LNA and VCO in 90 nm RF CMOS,” in IEEE VLSI Circuits Tech. Symp. Dig., Jun. 2004, pp. 372–375. [36]H.-H. Hsieh and L.-H. Lu, “Design of Ultra-Low-Voltage RF Front ends With Complementary Current-Reused Architectures,” IEEE Trans. Microw. Theory Techn., vol. 55, no. 7, pp. 1445–1458, Jul. 2007. [37]H.-H. Hsieh, J.-H. Wang , and L.-H. Lu,“Gain-Enhancement Techniques for CMOS Folded Cascode LNAs at Low-Voltage Operations,” IEEE Trans. Microw. Theory Techn., vol. 56, no. 8, pp. 1807–1816, Aug. 2008. [38]K. Han, J. Gil, S.-S. Song, J. Han, H. Shin, C. K. Kim, and K. Lee, “Complete high-frequency thermal noise modeling of short-channel MOSFETs and design of 5.2-GHz low noise amplifier,” IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 726–735, Mar. 2005. [39]X. Li, S. Shekhar, and D. J. Allstot, “Gm-boosted common-gate LNA and differential colpitts VCO/QVCO in 0.18-휇m CMOS,” IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2609–2619, Dec. 2005. [40]J. S. Walling, S. Shekhar, and D. J. Allstot, “A gm-boosted currentreuse LNA in 0.18 휇m CMOS,” in Proc. IEEE Radio Freq. Integr. Circuits Symp. Dig., Jun. 2007, pp. 613–616. [41]G. Sapone and G. Palmisano,“A 3–10-GHz low-power CMOS low-noise amplifier for ultra-wideband communication,” IEEE Trans. Microw. Theory Techn., vol. 59, no. 3, pp. 678–686, Mar. 2011. [42]X. Yu and N. M. Neihart, “Analysis and Design of a Reconfigurable Multimode Low-Noise Amplifier Utilizing a Multitap Transformer,” IEEE Trans. Microw. Theory Techn., vol. 61, no. 3, pp. 1236–1246, Mar. 2013. [43]A. Madan, M. J. McPartlin, C. Masse, W. Vaillancourt, and J. D. Cressler, “A 5 GHz 0.95 dB NF Highly Linear Cascode Floating-Body LNA in 180 nm SOI CMOS Technology,” IEEE Microw. Wireless Compon. Lett., Vol. 22, No. 4, pp. 200-202, Apr. 2012. [44]C.-L. Hsieh, M.-H. Wu, J.-H. Cheng, J.-H. Tsai and T.-W. Huang, “A 0.6-V 336-μW 5-GHz LNA using a low-voltage and gain-enhancement architecture,” in IEEE MTT-S Int Microw. Symp. Dig., Jun. 2013, pp. 1-3. [45]N. M. Neihart, J. Brown and X. Yu, “A Dual-Band 2.45/6 GHz CMOS LNA Utilizing a Dual-Resonant Transformer-Based Matching Network,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 8, pp. 1743–1751, Aug.. 2012. [46]Y.-S. Lin, C.-Z. Chen, H.-Y. Yang, C.-C. Chen, J.-H. Lee, G.-W. Huang and S.-S. Lu, “Analysis and Design of a CMOS UWB LNA With Dual-RLC-Branch Wideband Input Matching Network,” IEEE Trans. Microw. Theory Techn., vol.58, no.2, pp.287–296, Feb. 2010. [47]M.-T. Lai and H.-W. Tsao, “Ultra-Low-Power Cascaded CMOS LNA with Positive Feedback and Bias Optimization,” IEEE Trans. Microw. Theory Techn., vol.61, no.5, pp.1934–1945, May 2013. [48]S. Salvatori, and G. Conte, “On the SCTC-OCTC Method for the Analysis and Design of Circuits,” IEEE Trans. Education, vol. 52, no. 3, pp. 318-327, Aug. 2009. [49]B.G. Perumana, J.-H.C. Zhan, S.S. Taylor, B.R. Carlton, and J. Laskar, “Resistive-Feedback CMOS Low-Noise Amplifiers for Multiband Applications,” IEEE Trans. Microw. Theory Techn., vol.56, no.5, pp.1218–1225, May 2008. [50]B. G. Perumana, J.-H. C. Zhan, S. Taylor, and J. Laskar, “A 0.5–6 GHz improved linearity, resistive feedback 90-nm CMOS LNA,” in Proc. IEEE Asian Solid-State Circuits Conf., 2006, pp. 263–266. [51]H.-K. Chen, D.-C. Chang, Y.-. Juang, and S.-S. Lu, “A Compact Wideband CMOS Low-Noise Amplifier Using Shunt Resistive-Feedback and Series Inductive-Peaking Techniques,” IEEE Microw. Wireless Compon. Lett., Vol. 17, No. 8, pp. 616-618, Aug. 2007. [52]J.J. Pekarik, D.D. Coolbaugh, P.E. Cottrell, S.M. Csutak, D.R. Greenberg, B. Jagannathan, D.I. Sanderson, L. Wagner, J. Walko, Xudong Wang, and J. Watts, “Enabling RFCMOS solutions for emerging advanced applications,” Euro. Gallium Arsenide and Other Semic. Appl. Symp., EGAAS 2005, pp.29-35, Oct. 2005 [53]B. G. Perumana, J.-H. C. Zhan, S. S. Taylor, and J. Laskar, “A 0.5–6 GHz improved linearity, resistive feedback 90-nm CMOS LNA,” in Proc. IEEE Asian Solid-State Circuits Conf., Nov. 2006, pp. 263–266. [54]W.-H. Chen, G. Liu, B. Zdravko, and A.M. Niknejad, “A highly linear broadband CMOS LNA employing noise and distortion cancellation,” IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1164–1176, May 2008. [55]R. Ramzan, S. Andersson, J. Dabrowski, and C. Svensson, “A 1.4 V 25 mW inductorless wideband LNA in 0.13 m CMOS,” in Int. Solid-State Circuits Conf. Tech.Dig., Feb. 2007, pp. 424–425. [56]S. C. Blaakmeer, E. A. M. Klumperink, B. Nauta, and D. M. W. Leenaerts, “An inductorless wideband balun-LNA in 65 nm CMOS with balanced output,” in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Sep. 2007, pp. 364–367. [57]O. Momeni, H. Hashemi, E. Afshari, “A 10-Gb/s Inductorless Transimpedance Amplifier,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 12, pp. 926–930, Dec. 2010. [58]Wei-Zen Chen and Da-Shin Lin, “A 90 dBΩ, 10 Gbps optical receiver analog front-end in a 0.18 μm CMOS technology”, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 3, pp 358-365, Mar. 2007. [59]B. Analui and A. Hajimiri, “Bandwidth enhancement for transimpedance amplifiers,” IEEE J. Solid-State Circuits, vol. 39, no.8, pp.1263,1270, Aug. 2004. [60]C. Li and S. Palermo, “A Low-Power 26-GHz Transformer-Based Regulated Cascode SiGe BiCMOS Transimpedance Amplifier,” IEEE J. Solid-State Circuits, vol. 48, no.5, pp.1264-1275, May 2013. [61]T.-T. Lu, H.-C. Lee, C.-S. Wang and C.-K. Wang, “A 4.9-mW 4-Gb/s single-to-differential TIA with current-amplifying regulated cascode,” in Proc. IEEE Intl. Symp. VLSI-DAT , Jun. 2012, pp. 23–25. [62]J. S. Weiner et al., “An InGaAs-InP HBT differential transimpedance amplifier with 47-GHz bandwidth,” IEEE J. Solid-State Circuits, vol. 39, no. 10, pp. 1720-1723, Oct. 2004. [63]C. F. Liao, S. I. Liu, “40Gb/s Transimpedance-AGC Amplifier and CDR Circuit for Broadband Data Receivers in 90 nm CMOS, ” IEEE J. Solid-State Circuits, vol. 43, no. 3, 2008, pp. 642 – 655. [64]E. Sackinger, Broadband Circuits for Optical Fiber Communication, New York: Wiley Interscience, 2005. [65]C.-K. Chien, H.-H. Hsieh, H.-S. Chen and L.-H. Lu, “A Transimpedance Amplifier With a Tunable Bandwidth in 0.18-μm CMOS,” IEEE Trans. Microw. Theory Tech., vol.58, no.3, pp.498-505, Mar. 2010. [66]J.-D. Jin and S. S. H. Hsu, “40-Gb/s transimpedance amplifier in 0.18-μm CMOS technology,” IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1449–1457, Jun. 2008. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/56615 | - |
dc.description.abstract | 本論文研究方向是著重於研究無線與有線類比前端接收機裡的必要零組件,包
括了低雜訊放大器和轉阻放大器與後端限制放大器。 幾乎在任何通訊系統當中,放大器扮演著非常重要的關鍵角色,如增強所期望 的信號功率、減少頻道的雜訊效應並且達到阻抗匹配的作用。在無線通訊系統中, 低雜訊放大器被廣泛地作為射頻接收機前端之第一級放大器,用以提供足夠的增 益來放大輸入信號,同時保有低雜訊性能。因此,在本論文裡,實現了兩個CMOS 低雜訊放大器的電路設計。一個電路是使用正回授技術操作在微瓦特功率消耗下, 應用於ISM 頻帶(5.8 GHz);另一個電路是在無使用電感峰值技術下實現了寬頻 帶輸入匹配和高功率增益應用於超寬頻帶。此外,這些低雜訊放大器的電路設計 與設計上之考量均有詳細地描述說明並且實驗結果也展示出了不錯的性能指 標。 而在光通訊系統之接收機前端中不可或缺的零組件,轉阻放大器被作為第一組 成單元,廣泛地用於將檢光二極體所產生的微弱電流信號轉換成電壓信號。然而, 轉阻放大器的輸出擺幅無法提供足夠大的電壓位準。因此,跟隨轉阻放大器之後 的高電壓增益放大器將有必要提升轉阻放大器的輸出電壓擺幅。為了有效地減小 電路面積,在晶片內無使用任何電感器當中,提出了單端轉差動轉阻放大器與後端限制放大器。這個無電感式差動轉阻放大器與後端限制放大器的電路設計與設 計上之考量也均有詳細地描述說明。所製作出的無電感式差動轉阻放大器與後端 限制放大器能具有59 dBΩ 的轉導增益和9.7 GHz 的-3dB 頻寬。因此,它仍然足以操作在12.5Gb/s 的傳輸速率。 | zh_TW |
dc.description.abstract | The aim of this dissertation is to develop some essential building blocks in wireless and wireline receiver analog front-ends, namely the low noise amplifier (LNA) and the transimpedance amplifier (TIA) with limiting post amplifier (PA).
Almost in any communication systems, amplifier plays critical role in order to boost the desired signal power, reduce the effect of in-band noise and achieve impedance matching. In a wireless communication system, the LNA is widely employed as the first stage amplifier of the front-end of receiver to provide sufficient gain for amplifying an input signal while maintaining low noise performance. Therefore, in this dissertation, circuit designs of two CMOS LNAs are developed. One employs positive feedback technique to operate at microwatt power consumption for ISM band (5.8 GHz) applications; the other achieves broadband input matching and high power gain without inductive peaking technique for ultra-wideband (UWB) applications. Besides, the circuit analysis and design considerations of these LNAs are described in detail and the experimental results demonstrate a good figure of merit (FOM). Being an essential component in the receiver front-end of an optical communication system, a TIA is widely utilized as the first building block to convert the weak current signal from the photodiode into a voltage signal. However, the output swing of the TIA does not provide adequate voltage levels. Therefore, following the TIA, a high voltage gain amplifier is needed to further boost the output voltage swings of the TIA. In order to efficiently reduce the circuit area, a single-ended-to-differential (S2D) TIA followed by a limiting PA is presented without any on-chip inductors. The circuit analysis and design considerations of the inductorless TIA and limiting PA are also presented in detail. The fabricated inductorless TIA with limiting PA exhibits a transimpedance gain of 59 dBΩ and a wide -3dB bandwidth of 9.7 GHz. Therefore, it is still sufficient to operate at 12.5-Gb/s data rate. | en |
dc.description.provenance | Made available in DSpace on 2021-06-16T05:37:57Z (GMT). No. of bitstreams: 1 ntu-103-D97943012-1.pdf: 7102131 bytes, checksum: 9a21ddcc78d239874c92dea60643b9ed (MD5) Previous issue date: 2014 | en |
dc.description.tableofcontents | 致謝 ……………………………………………………………………Ⅰ
摘要 ……………………………………………………………………Ⅲ Abstract ………………………………………………………………Ⅴ Table of Contents……………………………………………………Ⅶ List of Figures …………………………………………………………Ⅹ List of Tables ………………………………………………………ⅩⅢ Chapter 1 Introduction ………………………………………………1 1.1 Background and Motivation ……………………………………………1 1.2 Literature Survey …………………………………………………………3 1.3 Dissertation Organizations ………………………………………………5 Chapter 2 Examples of Amplifier Design Using Feedback Techniques─Block Diagram Level Approach ……………………………………7 2.1 Introduction ………………………………………………………………7 2.2 Fundamentals of Negative and Positive Feedback Network …………8 2.2.1 Amplifier with Negative Feedback ………………………………8 2.2.2 Amplifier with Positive Feedback …………………………………11 2.3 Multistage Amplifier with Dual-loop Feedback Configurations …………………14 2.3.1 Multistage Amplifier with Interleaving Active Feedback ………14 2.3.2 Multistage Amplifier with Dual-loop Active Feedback …………17 2.4 Summary ………………………………………………………………20 Chapter 3 An Ultra-Low Power LNA ………………………………25 3.1 Introduction ……………………………………………………………25 3.2 Common-Source Amplifier with Positive Feedback Network ………26 3.3 Analysis and Design of Cascaded LNA ………………………………29 3.3.1 Input Impedance and Input Matching Network …………………30 3.3.2 Input Impedance and Input Matching Network …………………31 3.3.3 Output Impedance and Output Matching Network ……………35 3.3.4 Noise Figure Analysis ………………………………………………36 3.3.5 Linearity Consideration ……………………………………………40 3.3.6 Stability Consideration ……………………………………………44 3.3.7 PVT Variations Consideration ……………………………………48 3.4 Experimental Results …………………………………………………49 3.5 Conclusion ………………………………………………………………58 Chapter 4 An UWB LNA ……………………………………………..59 4.1 Introduction ……………………………………………………………...59 4.2 Analysis and Design of Inductorless Wideband LNA ……………60 4.2.1 Input Impedance Analysis …………………………………………61 4.2.2 Voltage Gain and Frequency Response …………………………61 4.2.3 Noise Analysis ………………………………………………………66 4.2.4 Linearity Analysis …………………………………………………68 4.2.5 Stability Consideration ……………………………………………70 4.2.6 Measurement Consideration ………………………………………71 4.3 Experimental Results ……………………………………………………72 4.4 Conclusion ………………………………………………………………78 Chapter 5 An Inductorless TIA with Limiting PA …………………79 5.1 Introduction ……………………………………………………………79 5.2 Analysis and Design of S2D TIA ………………………………………81 5.2.1 Input Impedance Analysis …………………………………………82 5.2.2 Transimpedance Gain Analysis …………………………………84 5.2.3 Input-referred Noise Current Analysis …………………………85 5.3 Analysis and Design of Post Amplifier …………………………………86 5.3.1 Bandwidth-enhanced Technique …………………………………86 5.3.2 Dual-Feedback DC-Offset Cancellation …………………………89 5.3.3 Output Buffer ………………………………………………………91 5.4 Experimental Results ……………………………………………………93 5.5 Conclusion ………………………………………………………………99 Chapter 6 Conclusion and Future Work …………………………101 6.1 Conclusion ……………………………………………………………101 6.1.1 An Ultra-Low Power LNA ………………………………………01 6.1.2 Dual-Feedback DC-Offset Cancellation …………………………102 6.1.3 An Inductorless TIA with Limiting PA …………………………102 6.2 Future Work …………………………………………………………103 6.2.1 An Ultra-Low Power LNA ………………………………………103 6.2.2 Dual-Feedback DC-Offset Cancellation …………………………103 6.2.3 An Inductorless TIA with Limiting PA …………………………104 Appendix—Conversion from Y-parameters to S-parameters…………105 Bibliography …………………………………………………………109 Publication List………………………………………………………115 | |
dc.language.iso | en | |
dc.title | 使用回授技術於通訊系統前端放大器電路之分析與設計 | zh_TW |
dc.title | Analysis and Design of Front-end Amplifier Circuits Utilizing
Feedback Techniques for Communication Systems | en |
dc.type | Thesis | |
dc.date.schoolyear | 102-2 | |
dc.description.degree | 博士 | |
dc.contributor.oralexamcommittee | 李泰成(Tai-Cheng Lee),黃天偉(Tian-Wei Huang),邱煥凱(Hwann-Kaeo Chiou),陳筱青(Hsiao-Chin Chen),陳建中(Jiann-Jong Chen) | |
dc.subject.keyword | 互補式金氧半導體,低雜訊放大器,光通訊系統,正回授技術,轉阻放 大器,後端限制放大器,電感峰值技術,超寬頻帶,無電感式, | zh_TW |
dc.subject.keyword | CMOS,low noise amplifier (LNA),optical communication system,positive feedback technique,transimpedance amplifier (TIA),limiting post amplifier,inductive peaking technique,ultra-wideband (UWB),inductorless, | en |
dc.relation.page | 116 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2014-08-12 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-103-1.pdf 目前未授權公開取用 | 6.94 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。