請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/55788
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 黃鐘揚 | |
dc.contributor.author | Chia-Hsun Cheng | en |
dc.contributor.author | 鄭嘉勳 | zh_TW |
dc.date.accessioned | 2021-06-16T05:08:29Z | - |
dc.date.available | 2014-08-21 | |
dc.date.copyright | 2014-08-21 | |
dc.date.issued | 2014 | |
dc.date.submitted | 2014-08-19 | |
dc.identifier.citation | [1] IEEE Standard for Standard SystemC Language Reference Manual, IEEE Standard 1666, 2011.
[2] OSCI TLM 2.0 Language Reference Manual, Open SystemC Initiative, 2009. [3] David C. Black and Jack Donovan, SystemC: From the Ground Up. Springer US, 2009. [4] Frank Ghenassia, Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems. Springer, 2005 [5] Lukai Cai and Daniel Gajski, “Transaction level modeling: an overview,” In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2003). ACM, 2003. pp. 19-24. [6] Adam Rose, Stuart Swan, John Pierce, and Jean-Michel Fernandez, “Transaction Level Modeling in SystemC,” Open SystemC Initiative, 2005. [7] “Verilog to SystemC Translator.” [Online]. Available: http://www.edautils.com/verilog2systemc.html [8] “Verilator.” [Online]. Available: http://www.veripool.org/wiki/verilator [9] Cheng, Kwang-Ting, and A. S. Krishnakumar, 'Automatic generation of functional vectors using the extended finite state machine model,' In ACM Transactions on Design Automation of Electronic Systems (TODAES 1996) 1.1, 1996, pp. 57-79. [10] Giuseppe Di Guglielmo, Franco Fummi, Cristina Marconcini, and Graziano Pravadelli, “EFSM Manipulation to Increase High-Level ATPG Effectiveness,” EFSM manipulation to increase high-level ATPG effectiveness,' In Quality Electronic Design, 2006 (ISQED 2006). 7th International Symposium on. IEEE, 2006, pp. 57-62. [11] Nicola Bombieri, Nicola Deganello, and Franco Fummi, “Integrating RTL IPs into TLM designs through automatic transactor generation,” In Proceedings of the conference on Design, automation and test in Europe. ACM, 2008 (DATE 2008), pp. 15-20. [12] Chen Kang Lo and Ren-Song Tsay, “Automatic generation of Cycle Accurate and Cycle Count Accurate transaction level bus models from a formal model,” In Design Automation Conference Asia and South Pacific, 2009 (ASP-DAC 2009). IEEE, pp. 558-563. [13] Vijay D'Silva, S. Ramesh, and Arcot Sowmya, “Synchronous protocol automata: a framework for modelling and verification of SoC communication architectures,” In IEE Proceedings-Computers and Digital Techniques 152.1, 2005, pp. 20-27. [14] Nicola Bombieri, Franco Fummi, Graziano Pravadelli, “Automatic abstraction of RTL IPs into equivalent TLM descriptions,” In IEEE Transactions on Computers, 60.12, 2011 (TC 2011), pp. 1730-1743. [15] Bryant, Randal E, 'Graph-based algorithms for boolean function manipulation,' In IEEE Transactions on Computers 100.8, 1986 (TC 1986), pp. 677-691. [16] Fabio Somenzi, “Binary Decision Diagrams,” 1998. Author of the famous BDD package, CUDD. [17] Lamport, Leslie, 'Time, clocks, and the ordering of events in a distributed system,' In Communications of the ACM 21.7, 1978 (CACM 1978), pp. 558-565. [18] Cousot, Patrick, and Radhia Cousot, 'Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints,' In Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, 1977 (POPL 1977), pp. 238-252. [19] Milner, Robin, Communicating and mobile systems: the pi calculus. Cambridge university press, 1999. [20] SystemVerilog 3.1a Language Reference Manual, Extensions to Verilog, Accellera, 2005. [21] CyberWorkBench, C-based System LSI Design Environment, NEC. [22] Minh D. Nguyen, Max Thalmaier, Markus Wedler, Jorg Bormann, Dominik Stoffel, and Wolfgang Kunz, “Unbounded protocol compliance verification using interval property checking with invariants,” In IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 2008 (TCAD 2008), pp. 2068-2082. [23] Ball, Thomas, Majumdar, R., Millstein, T. ,and Rajamani, S. K.et al, 'Automatic predicate abstraction of C program,' In Association for Computing Machinery's Special Interest Group on programming languages. Vol. 36. No. 5. 2001 (ACM SIGPLAN 2001), pp. 203-213. [24] Clarke, E., Kroening, D., Sharygina, N., and Yorav, K, 'Predicate abstraction of ANSI-C programs using SAT,' In Formal Methods in System Design 25.2-3 2004 (FMSD 2004), pp. 105-127. [25] Barnett, Mike, and K. Rustan M. Leino, 'Weakest-precondition of unstructured programs,' In Association for Computing Machinery's Special Interest Group on Software Engineering Software Engineering Notes. Vol. 31. No. 1, 2005 (ACM SIGSOFT 2005), pp. 82-87. [26] Leino, K. Rustan M, 'Efficient weakest preconditions,' Information Processing Letters 93.6, 2005, pp. 281-288. [27] IEEE Standard for Verilog Hardware Description Language. IEEE Standard 1364, 2001. [28] ANTLR (Another Tool for Language Recognition) by Terence Parr, et al. [Online]. Available: http://www.antlr.org/ [29] Bonanome, Gianfranco, 'Hardware description languages compared: Verilog and SystemC,' Department of Computer Science, Columbia University, 2001. [30] Kuen-Huei Lin, Siao-Jie Cai, and Chung-Yang (Ric) Huang, “Speeding up SoC virtual platform simulation by data-dependency-aware synchronization and scheduling,” in Proceeding of Design, Automation and Test in Europe Conference, March 2011 (DATE 2011), pp. 353-358. [31] Bombieri, Nicola, Liu, H. Y., Fummi, F., and Carloni, L, 'A method to abstract RTL IP blocks into C++ code and enable high-level synthesis,' Proceedings of the 50th Annual Design Automation Conference. ACM, 2013 (DAC 2013), pp.156. [32] ISO International Standard ISO/IEC 14002:2011(E) – Programming Language C++, C++ 11 Standard. [33] The Boost C++ Library. [Online]. Available: http://www.boost.org/ [34] IC Design Contest (2014), [Online]. Available: http://icdc.ee.ncu.edu.tw/2014 | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/55788 | - |
dc.description.abstract | 模擬驗證方法是數位電路設計中的基本驗證方法。從簡單的控制器到複雜的系統晶片,設計日趨複雜。複雜度的提升使得傳統的暫存器轉移階層模擬益形緩慢,不能滿足以多個模組所構成之系統晶片在系統層級模擬的速度要求。
這個研究致力於提升模擬速度的方法,提出一個從既有暫存器轉移階層設計產生事件轉移階層的SystemC模型的建模方法,SystemC是電子系統設計的開放業界標準。 從暫存器轉移階層到事件轉移階層,時間的顆粒度是不同的,兩個模型的等價性必須被重新定義以跨越不同的抽象階層。要達成抽象化但是同時保留相當程度的等價性,我們定義了協定規格語言,讓使用者去描述暫存器轉移階層中的協定信號交換和事件邊界。從暫存器轉移階層設計和協定規格,我們使用正規方法與編譯器轉換技術去抽取與簡化正規模型 - 擴充式有限狀態機。在最後的程式碼產生階段,最佳化與產生對應的事件轉移階層SystemC模型。 實驗結果顯示,模擬速度可以達到數倍的加速,同時也免於手動去產生正確的無時序性SystemC模型所需的人力資源。 | zh_TW |
dc.description.abstract | Simulation-based verification is a fundamental verification methodology for validating digital designs. The ever-increasing complexity of system arises from design growing from simple controllers to complex System-on-Chips (SoCs).
The complexity leads to the slow simulation-speed for system-level Register Transfer Level (RTL) simulation that cannot catch up with the growing complexity of integrated RTL blocks on a SOC. This work proposes the techniques to increase the simulation speed by transforming the designs from RTL to transaction-level (TL) models in SystemC, a standard for modeling electrical systems. From RTL to TL, the timing granularity is different and the notion of equivalence should be redefined to cross different abstraction levels. To achieve the abstraction and maintain the equivalence, we defined the Protocol Specification Language (PSL) for user to formulate the handshaking signals and cared transaction boundaries in RTL. From the RTL description and PSL specification, the formal model – Extended Finite State Machine (EFSM) can be extracted and simplified based on formal and compiler transformation techniques. In the last code generation phase, we perform several optimizations and generate corresponding TL SystemC simulation models. The experimental results show that the simulation speed can be increased several times and the manual effort to craft the correct untimed SystemC model can be alleviated. | en |
dc.description.provenance | Made available in DSpace on 2021-06-16T05:08:29Z (GMT). No. of bitstreams: 1 ntu-103-R00943144-1.pdf: 2651376 bytes, checksum: bb7b92dff82a6812d242ad265b13df66 (MD5) Previous issue date: 2014 | en |
dc.description.tableofcontents | 口試委員會審定書 #
誌謝 i 中文摘要 iv ABSTRACT v CONTENTS vi LIST OF FIGURES viii LIST OF TABLES ix Chapter 1 Introduction 1 1.1 Overview 1 1.2 A Motivating Example – Multi-cycle Multiplier 3 1.3 Related Work 5 1.3.1 Abstraction by Compiler Transformation 5 1.3.2 Abstraction by Transactor 6 1.3.3 Abstraction by TLM Abstraction 7 1.4 Contributions 8 1.5 Thesis Organization 8 Chapter 2 Preliminaries 9 2.1 SystemC 9 2.1.1 SystemC Modeling for Virtual Platform Prototyping 9 2.1.2 SystemC Scheduler and its Problems 11 2.2 Transaction-level Modeling 12 2.3 Binary Decision Diagram 14 2.3.1 Properties of BDD 14 2.3.2 Operations of BDD 16 Chapter 3 Protocol Specification for RTL Design Abstraction 17 3.1 Event-based Equivalence 17 3.2 Abstraction Transformation 20 3.3 Protocol Specification Language 22 3.4 Protocol Specification Graph 27 3.5 The Relation between Design and its PSG 29 3.6 The Consistency between PSG and Design 30 Chapter 4 EFSM Extraction and Abstraction 33 4.1 Extended Finite State Machine 33 4.2 EFSM Extraction from AST 35 4.2.1 Previous Work on EFSM Extraction 36 4.2.2 A BDD-Based Representation for Assignment 42 4.2.3 A Novel EFSM Extraction Algorithm 49 4.3 Protocol Guided EFSM Abstraction 50 Chapter 5 Implementations 51 5.1 Program Flow of RTL-to-TL Model Generation 51 5.2 Implementation Issues 55 5.2.1 Memory Management 55 5.2.2 Abstract Syntax Tree Parser Generator 56 5.2.3 Internal Storage Modeling 56 Chapter 6 Experimental Results 57 6.1 Design Cases and the Environment Setup 57 6.2 Case Study 58 6.3 Analysis and Summary 64 Chapter 7 Conclusions and Future Work 65 7.1 Conclusions 65 7.2 Future Work 66 Appendix 67 Appendix A (EBNF of Protocol Specification Language) 67 Appendix B (Design Cases) 69 REFERENCE 70 | |
dc.language.iso | en | |
dc.title | 基於協定抽象化技術來進行暫存器至事件轉移階層之建模方法 | zh_TW |
dc.title | RTL-to-TL Model Generation Based on Protocol Abstraction Techniques | en |
dc.type | Thesis | |
dc.date.schoolyear | 102-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 李建模,洪士灝,陳正堅,王敏書 | |
dc.subject.keyword | SystemC,事件轉移階層模型,虛擬模擬平台,協定規格語言,擴充式有限狀態機,二元決定圖,編譯器轉換技術, | zh_TW |
dc.subject.keyword | SystemC,Transaction Level Modeling,virtual platform,Protocol Specification Language,Extended Finite State Machine,Binary Decision Diagram,compiler transformation techniques, | en |
dc.relation.page | 73 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2014-08-19 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-103-1.pdf 目前未授權公開取用 | 2.59 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。