請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/54814
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 王暉 | |
dc.contributor.author | Tzu-Yuan Huang | en |
dc.contributor.author | 黃梓原 | zh_TW |
dc.date.accessioned | 2021-06-16T03:39:04Z | - |
dc.date.available | 2025-02-24 | |
dc.date.copyright | 2015-03-16 | |
dc.date.issued | 2015 | |
dc.date.submitted | 2015-02-24 | |
dc.identifier.citation | [1] Matthew A. Morton, Jonathan P. Comeau, John D. Cressler, Mark Mitchell, and John Papapolymerou, “Sources of phase error and design considerations for silicon-based monolithic high-pass/low-pass microwave phase shifters,” IEEE Trans. Microw. Theory Tech., vol. 54, no 12, pp. 4032-4040, Dec. 2006.
[2] Dong-Woo Kang, and Songcheol Hong, “A 4-bit CMOS phase shifter using distributed active switches,” IEEE Trans. Microw. Theory Tech., vol. 55, no 7, pp. 1476-1483, Jul. 2007. [3] Masatake Hangai, Morishige Hieda, Norihiro Yunoue, Yoshinobu Sasaki, and Moriyasu Miyazaki, “S- and C-band ultra-compact phase shifters based on all-pass networks,” IEEE Trans. Microw. Theory Tech., vol. 58, no 1, pp. 41-47, Jan. 2010. [4] Byung-Wook Min and Gabriel M. Rebeiz, “Ka-band BiCMOS 4-bit phase shifter with integrated LNA for phased array T/R modules,” in IEEE MTT-S Int. Microw. Symp. Dig., Jun. 2007, pp. 479-482. [5] Wei-Je Tseng, Chin-Shen Lin, Zuo-Min Tsai, and Huei Wang, “A miniature switching phase shifter in 0.18-μm CMOS,” in IEEE APMC Symp. Dig., Dec. 2009, pp. 2132-2135. [6] Pei-Si Wu, Hong-Yeh Chang, Ming-Fong Lei, Bo-Jr Huang, Huei Wang, Cheng-Ming Yu, and John G. J. Chern, “A 40-74 GHz amplitude/phase control MMIC using 90-nm CMOS technology,” in European Microwave Integrated Circuits Conference., Oct. 2007, pp. 115-118. [7] Pei-Si Wu, Hong-Yeh Chang, Ming-Da Tsai, Tian-Wei Huang, and Huei Wang, “New miniature 15-20-GHz continuous-phase/amplitude control MMICs using 0.18-μm CMOS technology,” IEEE Trans. Microw. Theory Tech., vol. 54, no 1, pp. 10-19, Jan. 2006. [8] Kwang-Jin Koh and Gabriel M. Rebeiz, “0.13-μm CMOS phase shifters for X-, Ku-, and K-band phased arrays,” IEEE J. Solid-State Circuits, vol. 42, no. 11, pp. 2535-2546, Nov. 2007. [9] Behzad Biglarbegian, Mohammad Reza Nezhad-Ahmadi, Mohammad Fakharzadeh, and Safieddin Safavi-Naeini, “Millimeter-wave reflective-type phase shifter in CMOS technology,” IEEE Microw. Wireless Compon. Lett., vol. 19, no. 9, pp. 560-562, Sep. 2009. [10] Hossein Zarei, Allan Ecker, Jinho Park, and David J. Allstot, “A full-range all-pass variable phase shifter for multiple antenna receivers,” IEEE International Symposium on Circuits and Systems, May 2005, pp. 2100-2103. [11] Hossein Zarei, Cameron T. Charles, and David J. Allstot, “Reflective-type phase shifters for multiple-antenna transceivers,” IEEE Transactions on Circuits and Systems-I: Regular Papers, vol. 54, no. 8, pp. 1647-1656, Aug. 2007. [12] David M. Pozar, Microwave Engineering, third edition, John Wiley & Sons, Inc., New York, 2005. [13] Praveen Babu Vadivelu, Padmanava Sen, Saikat Sarkar, Debasis Dawn, Stephane Pinel, and Joy Laskar, “Integrated CMOS mm-wave phase shifters for single chip portable radar,” in IEEE MTT-S Int. Microw. Symp. Dig., Jun. 2009, pp. 565-568. [14] Ming-Da Tsai, Arun Natarajan, “60 GHz passive and active RF-path phase shifters in silicon,” in IEEE RFIC Symp. Dig., Jun. 2009, pp. 233-226. [15] Emanuel Cohen, Claudio G. Jakobson, Shmuel Ravid, and Dan Ritter, “A bidirectional TX/RX four-element phased array at 60GHz with RF-IF conversion block in 90-nm CMOS Process,” IEEE Trans. Microw. Theory Tech., vol. 58, no 5, pp. 1438-1446, May. 2010. [16] Sang Young Kim and Gabriel M. Rebeiz, “A 4-bit passive phase shifter for automotive radar applications in 0.13 μm CMOS,” in IEEE CSIC Symp. Dig., Oct. 2009, pp. 1-4. [17] Yikun Yu, Peter Baltus, Arthur van Roermund, Anton de Graauw, Edwin van der Heijden, Manel Collados, Cicero Vaucher, “A 60GHz digitally controlled RF-beamforming receiver front-end in 65nm CMOS,” in IEEE RFIC Symp. Dig., Jun. 2009, pp. 211-214. [18] I. Sarkas, M. Khanpour, A. Tomkins, P. Chevalier, P. Garcia, and S. P. Voinigescu, “W-band 65-nm CMOS and SiGe BiCMOS transmitter and receiver with lumped I-Q phase shifters,” in IEEE RFIC Symp. Dig., Jun. 2009, pp. 441-444. [19] Shuya Kishimoto, Naoyuki Orihashi, Yasuhiro Hamada, Masaharu Ito, and Kenichi Maruhashi, “A 60-GHz band CMOS phased array transmitter utilizing compact baseband phase shifters,” in IEEE RFIC Symp. Dig., Jun. 2009, pp. 215-218. [20] Kwang-Jin Koh, Jason W. May, and Gabriel M. Rebeiz, “A millimeter-wave(40–45GHz) 16-elemenm SiGe phased-array transmitter in 0.18-μm BiCMOS technology,” IEEE J. Solid-State Circuits, vol. 44, no. 5, pp. 1498-1509, May 2009. [21] Tiku Yu and Gabriel M. Rebeiz, “A 4-channel 24-27 GHz CMOS differential phased-array receiver,” in IEEE RFIC Symp. Dig., Jun. 2009, pp. 455-458. [22] Dong-Woo Kang, Kwang-Jin Koh, and Gabriel M. Rebeiz, “A-Ku band two-antenna four-simultaneous beams SiGe BiCMOS phased array receiver,” IEEE Trans. Microw. Theory Tech., vol. 58, no 4, pp. 771-780, Apr. 2010. [23] Sunghwan Kim and Lawrence E. Larson, “A 44-GHz SiGe BiCMOS phase-shifting sub-harmonic up-converter for phased-array transmitters,” IEEE Trans. Microw. Theory Tech., vol. 58, no 5, pp. 1089-1099, May 2010. [24] Frank Ellinger, Udo Jorges, UweMayer, and Ralf Eickhoff, “Analysis and compensation of phase variations versus gain in amplifiers verified by SiGe HBT cascode RFIC,” IEEE Trans. Microw. Theory Tech., vol. 57, no 8, pp. 1885-1894, Aug. 2010. [25] Arun Natarajan, Abbas Komijani, Xiang Guan, Aydin Babakhani, and Ali Hajimiri, “A 77-GHz phased-array transceiver with on-chip antennas in silicon: transmitter and local LO-path phase shifting,” IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2807-2819, Dec. 2006. [26] Tiku Yu and Gabriel M. Rebeiz, “A 24 GHz 6-bit CMOS phased-array receiver,” IEEE Microw. Wireless Compon. Lett., vol. 18, no. 6, pp. 422-424, Jun. 2008. [27] Kwang-Jin Koh and Gabriel M. Rebeiz, “An X- and Ku-band 8-element phased-array receiver in 0.18-μm SiGe BiCMOS Technology,” IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1360-1371, Jun. 2008. [28] Chao-Shiun Wang, Juin-Wei Huang, Kun-Da Chu, and Chorng-Kuang Wang, “A 60-GHz phased array receiver front-end in 0.13-μm CMOS Technology,” IEEE Transactions on Circuits and Systems-I: Regular Papers, vol. 56, no. 10, pp. 2341-2352, Oct. 2009. [29] Dong-Woo Kang, Jeong-Geun Kim, Byung-Wook Min, and Gabriel M. Rebeiz, “Single and four-element Ka-band transmit/receive phased-array silicon RFICs with 5-bit amplitude and phase control,” IEEE Trans. Microw. Theory Tech., vol. 57, no 12, pp. 3534-3543, Dec. 2009. [30] H. Wang et al., “Review on Microwave/Millimeter-wave Systems for Vital Sign Detection,” in IEEE Top. Wireless Sens. Sens. Networks Conf., Newport Beach, CA, USA, Jan. 19–23, 2014, pp. 19–21. [31] R.-C. Liu, T.-P.Wang, L.-H. Lu, and H.Wang, “An 80 GHz traveling-wave amplifier in a 90 nm CMOS technology,” in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2005, pp. 154–155. [32] K. Moez and M. Elmasry, “A 10 dB 44 GHz loss-compensated CMOS distributed amplifier,” in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2007, pp. 548–549. [33] C. Jiashu and A. M. Niknejad, “Design and analysis of a stage-scaled distributed power amplifier,” IEEE Trans. Microw. Theory Techn., vol.59, no. 5, pp. 1274–1283, May 2011. [34] L.-H. Lu, T.-Y. Chen, and Y.-J. Lin, “A 32-GHz non-uniform distributed amplifier in 0.18- m CMOS,” IEEE Microw. Wireless Compon. Lett., vol. 15, no. 11, pp. 745–747, Nov. 2005. [35] A.Arbabian and A. M.Niknejad, “Design of a CMOS tapered cascaded multistage distributed amplifier,” IEEE Trans. Microw. Theory Techn., vol. 57, no. 4, pp. 938–946, Apr. 2009. [36] M.-D. Tsai, H. Wang, J.-F. Kuan, and C.-S. Chang, “A 70 GHz cascaded multi-stage distributed amplifier in 90 nm CMOS technology,” in IEEE Int. Solid-State Circuits Conf. Tech. Dig., pp. 402–403. [37] J.-C. Chien, T.-Y. Chen, and L.-H. Lu, “A 9.5-dB 50-GHz matrix distributed amplifier in 0.18- m CMOS,” in VLSI Circuits Dig. Tech. Symp. Dig., Jun. 2006, pp. 182–183. [38] M.-D. Tsai, K.-L. Deng, H. Wang, C.-H. Chen, C.-S. Chang, and J. G. J. Chern, “A miniature 25-GHz 9-dB CMOS cascaded single-stage distributed amplifier,” IEEE Microw. Wireless Compon. Lett., vol. 14, no. 12, pp. 554–556, Dec. 2004. [39] J.-C. Chien and L.-H. Lu, “40 Gb/s high-gain distributed amplifiers with cascaded gain stages in 0.18- m CMOS,” IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2715–2725, Dec. 2007. [40] A. Arbabian and A. M. Niknejad, “A broadband distributed amplifier with internal feedback providing 660 GHz GBW in 90 nm CMOS,” in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2008, pp. 196–197. [41] J. Kim et al., “A 12 dBm 320 GHz GBW distributed amplifier in a 0.12- m SOI CMOS,” in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2004, pp. 478–479. [42] B. Y. Banyamin and M. Berwick, “Analysis of the performance of four cascaded single-stage distributed amplifiers,” IEEE Trans. Microw. Theory Techn., vol. 48, no. 12, pp. 2657–2663, Dec. 2000. [43] C. S. Aitchison, “The intrinsic noise figure of the mesfet distributed amplifier,” IEEE Trans. Microw. Theory Techn., vol. MTT-33, no. 6, pp. 460–466, Jun. 1985. [44] P. Chen, J.-C. Kao, P.-C. Huang, and H. Wang, “A novel distributed amplifier with high gain, low noise and high output power in 0.18-μm CMOS technology,” in IEEE MTT-S Int. Microw. Symp. Dig., Jun. 2011. [45] A. Jahanian and P. Heydari, “A CMOS distributed amplifier with distributed active input balun using GBW and linearity enhancing techniques,” IEEE Trans. Microw. Theory Techn., vol. 60, no. 5, pp. 1331–1341, May 2012. [46] J. Kim and J. F. Buckwalter, “A 92 GHz bandwidth distributed amplifier in a 45 nm SOI CMOS technology,” IEEE Microw. Wireless Compon. Lett., vol. 21, no. 6, pp. 329–331, Jun. 2011. [47] J.-L. Kuo, Z.-M. Tsai, and H. Wang, “A 19.1-dBm fully-integrated 24 GHz power amplifier using 0.18-μm CMOS technology,” in Proc. European Microwave Integrated Circuit Conference, 2008, pp. 558-561. [48] C.-C. Hung, et al., “A 22.5-dB Gain, 20.1-dBm output power K-band power amplifier in 0.18-μm CMOS,” in IEEE RFIC Symp. Dig., June 2010, pp. 557-560. [49] P.-C. Huang, et al., “A 22-dBm 24-GHz power amplifier using 0.18-μm CMOS technology,” in IEEE MTT-S Int. Microw. Symp. Dig., June 2010, pp. 248-251. [50] C.-C. Kuo, et al., “A K-band compact fully integrated transformer power amplifier in 0.18-μm CMOS,” in Proc. Asia-Pacific Microw. Conf., Nov. 2013, pp. 597-599. [51] N.-C. Kuo, et al., “K-band CMOS power amplifier with adaptive bias for enhancement in back-off efficiency,” in IEEE MTT-S Int. Microw. Symp. Dig., Jun. 2011, pp. 1–4. [52] N.-C. Kuo, J.-L. Kuo, and H. Wang, “Novel MMIC power amplifier linearization utilizing input reflected nonlinearity,” IEEE Trans. Microw.Theory Tech., vol. 60, no. 3, pp. 542–554, Mar. 2012. [53] J.-H. Tsai, et al., “A 60 GHz CMOS power amplifier with built-in pre-distortion linearizer,” IEEE Microw. Wireless Compon. Lett., vol. 21, no. 12, pp. 676–678, Dec.2011. [54] K.-Y. Kao, et al., “Phase-Delay Cold-FET Pre-Distortion Linearizer for Millimeter-Wave CMOS Power Amplifiers,” IEEE Trans. Microw. Theory Techn., vol. 61, no. 12, pp. 4505–4519, Dec. 2013. [55] J.-H. Tsai, et al., “Design and analysis of a 44-GHz MMIC low-loss built-in linearizer for high-linearity medium power amplifiers,” IEEE Trans. Microw. Theory Tech., vol. 54, no. 6, pp. 2487-2496, Jun. 2006. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/54814 | - |
dc.description.abstract | 本論文中包含了三個部分,第一部分是一個切換式的相移器(switching type phase shifter)與可調增益放大器(variable gain amplifier),並使用90-nm CMOS實現。因為在不同的相位狀態下,損耗將會改變,且引起振幅誤差。為了盡量減少STPS的振幅誤差。可調增益放大器將與相移器串聯,以補償在每個狀態下不同的損耗。此相移器與可調增益放大器在17.7-20.7 GHz頻段中展示了小於11.25度的相位誤差且可變增益放大器具有足夠的增益控制範圍,以彌補STPS所造成的振幅誤差。
第二部分提出一新架構之分佈式放大器並由0.18-μm CMOS實現。此架構為分佈式放大器使用漸進式放大電晶體(DA with taper-sized transistors)和串接單級分佈式放大器(CSSDA)的組合。此分佈式放大器可以同時考慮增益頻寬積(GBW product),輸出功率,雜訊指數(NF)與直流功耗。透過分佈式放大器使用漸進式放大電晶體,可以有效降低直流功率,同時維持射頻功能。此分佈式放大器可以達到25-dB小訊號增益和34 GHz的3-dB頻寬,且僅需176 mW直流功耗。最大輸出功率1dB壓縮點為7.2 dBm,而雜訊指數在5 GHz到25 GHz間介於6.5 dB到8 dB。此電路在已發表的0.18 μm CMOS分佈式放大器中,展現了最高的效能指數(FOM),且與以其他高階製程所設計之分佈式放大器相比也有相稱的特性。 第三部分為一功率放大器(PA)由0.18-μm CMOS實現,同時採用適應偏壓電路和預失真線性化電路。此功率放大器使用適應偏壓技術,提昇較小輸入功率時的功率附加效率,且預失真線性化電路可以改善輸出功率1 dB壓縮點,進而提升此功率放大器的線性操作範圍。此電路在輸出功率1 dB壓縮點後退6 dB操作顯示了6.8%的功率附加效率,在輸出功率1dB壓縮點得到14.1%的功率附加效率,同時在輸出一階項訊號必須比三階項雜訊高40dBc的條件下線性輸出功率為9.2 dBm。 | zh_TW |
dc.description.abstract | This thesis consists of three parts. The first part is a switching type phase shifter (STPS) and variable gain amplifier (VGA) using 90 nm CMOS technology. Different insertion losses while changing phase states will cause the amplitude error. To minimize the amplitude error of the STPS, a variable gain amplifier can be cascaded with the phase shifter to compensate the different loss at each state. The measured phase error is under 11.25° in 17.7 to 20.7 GHz. The variable gain amplifier has enough gain control range to cover the amplitude error caused by STPS.
The second part is a distributed amplifier (DA) using new topology developed in 0.18-μm CMOS. The topology uses the combination of the DA with taper-sized transistors and the cascaded single-stage distributed amplifier (CSSDA). This proposed DA takes considerations of gain-band width (GBW) product, output power, noise figure (NF), dc power consumption, and compact size. By using DA with taper-sized transistors, this DA reduces dc power consumption while maintaining the RF performance. This DA achieves 25-dB gain and 34 GHz 3-dB bandwidth with total dc power of 176 mW. The maximum OP1dB is 7.2 dBm and the NF is between 6.5 and 8 dB at frequency lower than 25 GHz with the compact size of 0.86 mm2. This circuit exhibits the best figure of merit (FOM) in 0.18-μm CMOS and comparable performance with the DAs in advanced process. The third part is a power amplifier (PA) developed in 0.18-μm CMOS. The topology adopts the adaptive bias and pre-distortion linearizer simultaneously. The design of this PA takes back-off efficiency, linear output power, and quiescent power consumption into consideration. After linearization, the proposed PA achieves 6.8% PAE at 6-dB back-off from P1dB, 14.1% PAE at OP1dB, and high linear output power 9.2 dBm with third-order intermodulation distortion (IMD3) of -40 dBc. This circuit shows good performance compared with the published PAs in 0.18-μm CMOS and suitable for high data rate transmission applications. | en |
dc.description.provenance | Made available in DSpace on 2021-06-16T03:39:04Z (GMT). No. of bitstreams: 1 ntu-104-R01942018-1.pdf: 3476306 bytes, checksum: a2f87a39749af33de3a649a092c7c3a6 (MD5) Previous issue date: 2015 | en |
dc.description.tableofcontents | 口試委員會審定書 #
誌謝 i 中文摘要 ii ABSTRACT iii CONTENTS v LIST OF FIGURES viii LIST OF TABLES xiii Chapter 1 Introduction 1 1.1 Background and Motivation 1 1.2 Literature Survey 2 1.2.1 Switching Type Phase Shifter 2 1.2.2 Distributed Amplifier 2 1.2.3 Power Amplifier 4 1.3 Contributions 5 1.4 Thesis Organization 6 Chapter 2 K-Band 4-bit Switching Type Phase Shifter and Variable Gain Amplifier 7 2.1 Introduction 7 2.2 Switching Type Phase Shifter 8 2.2.1 Topology of the STPS 8 2.2.2 Simulated results of the STPS 26 2.2.3 Measurement results of the STPS 30 2.3 Variable Gain Amplifier 34 2.3.1 Topology of VGA 34 2.3.2 Simulated Results of VGA 37 2.3.3 Measurement Results of VGA 39 2.4 Discussion 41 2.5 Summary 46 Chapter 3 High-Gain Low-Noise Distributed Amplifier with Low DC Power Consumption in 0.18-μm CMOS Process for Vital Sign Detection Radar 47 3.1 Introduction 47 3.1.1 Architectures of Distributed Amplifier 48 3.1.2 Techniques of Distributed Amplifiers for Performance Improvement 59 3.2 Circuit Design 64 3.2.1 Topology of Proposed Distributed Amplifier 64 3.2.2 Circuit design 66 3.3 Simulated Results 71 3.4 Measurement Results 76 3.5 Summary 79 Chapter 4 K-Band Adaptive-Bias Power Amplifier with Enhanced Linearizer Using 0.18-μm CMOS Process 80 4.1 Introduction 80 4.2 Circuit Design 81 4.2.1 Two-stage Power Amplifier 81 4.2.2 Implementation of Adaptive-Bias to Power-stage 85 4.2.3 Implementation of Enhanced Linearizer to Driver-stage 87 4.3 Simulated Results 90 4.4 Measurement Results 94 4.5 Summary 102 Chapter 5 Conclusion 103 REFERENCE 104 | |
dc.language.iso | en | |
dc.title | 微波及毫米波系統關鍵元件之設計與研究 | zh_TW |
dc.title | Design and Research of Key Components for Microwave and Millimeter-Wave Systems | en |
dc.type | Thesis | |
dc.date.schoolyear | 103-1 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 黃天偉,蔡政翰,林坤佑,章朝盛 | |
dc.subject.keyword | 互補式金屬氧化物半導體,切換式相移器,可調增益放大器,分佈式放大器,功率放大器, | zh_TW |
dc.subject.keyword | CMOS,switching type phase shifter,variable gain amplifier,distributed amplifier,power amplifier, | en |
dc.relation.page | 110 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2015-02-24 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電信工程學研究所 | zh_TW |
顯示於系所單位: | 電信工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-104-1.pdf 目前未授權公開取用 | 3.39 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。