請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/52463
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 吳瑞北(Ruey-Beei Wu) | |
dc.contributor.author | I-Sung Chiu | en |
dc.contributor.author | 丘逸嵩 | zh_TW |
dc.date.accessioned | 2021-06-15T16:15:29Z | - |
dc.date.available | 2015-08-20 | |
dc.date.copyright | 2015-08-20 | |
dc.date.issued | 2015 | |
dc.date.submitted | 2015-08-17 | |
dc.identifier.citation | [1] L. Ding and P. Mazumder, “Accurate estimating simultaneous switching noises by using application specific device modeling,” in Proc. Design, Automation and Test in Europe Conference and Exhibition, Paris, France, Mar. 4-8, 2002, pp. 1038–1043.
[2] W. Kim, “Estimation of simultaneous switching noise from frequency-domain impedance response of resonant power distribution networks,” IEEE Trans. Compon. Packag. Manuf. Technol., vol. 1, no. 9, pp. 1359–1367, Sep. 2011. [3] T. K. Tang and E. G. Friedman, “Simultaneous switching noise in on-chip CMOS power distribution networks,” IEEE Trans. VLSI Syst., vol. 10, no. 4, pp. 487–493, Aug. 2002. [4] Y. Shim, D. Oh, C. T. Khor, B. Dhavale, S. Chandra, D. Chow, W. Ding, K. Chand, A. Aflaki, and M. Sarmiento, “System-level clock jitter modeling for DDR systems,” in Electronic Components and Technology Conference (ECTC), 2013 IEEE 63rd, 2013, pp. 1350–1355. [5] W.-D. Guo, J.-H. Lin, C.-M. Lin, T.-W. Huang, and R.-B. Wu, “Fast methodology for determining eye diagram characteristics of lossy transmission lines,” IEEE Trans. Adv. Packag., vol. 32, no. 1, pp. 175–183, Feb. 2009. [6] R. Kollipara, S. Chang, C. Madden, H. Lan, L. Gopalakrishnan, S. Best, Y. Lu, S. Bangalore, G. E. Kumar, P. K. Venkatesan, K. Vyas, K. Prabhu, K. Kaviani, M. Bucher, and L. Luo, “Characterization of a low-power 6.4 Gbps DDR DIMM memory interface system,” in IEEE Electro. Compon. Technol. Conf., Las Vagas, NV, May 28-31, 2013, pp. 1362–1371. [7] A. B. Kahng and V. Srinivas, “Mobile system considerations for SDRAM interface trends,” in Proc. 13th Int. Workshop SLIP, pp. 1–8, Jun. 2011 [8] M. Swaminathan and A. E. Engin, Power Integrity Modeling and Design for Semiconductor and Systems. Englewood Cliffs, NJ: Prentice-Hall, 2007, Ch. 1. [9] A. E. Engin and M. Swaminathan, “Power transmission lines: A new interconnect design to eliminate simultaneous switching noise,” in IEEE Electro. Compon. Technol. Conf., Lake Buena Vista, FL, May 27-30, 2008, pp. 1139–1143. [10] S. Wane, “Partition and global methodologies for IC, package and board co-simulation in SiP applications,” in Microw. Conf., 2007. European, 2007, pp. 1249–1252. [11] K. Bharath, E. Engin, M. Swaminathan, K. Uriu, and T. Yamada, “Signal and power integrity co-simulation for multi-layered system on package modules,” in IEEE Int. Symp. Electromagn. Compat., Honolulu, HI, Jul. 8-13, 2007, pp.1-6. [12] 陳泳霖,應用於工業主機板之DDR3記憶體訊號及電源完整度共模擬與分析,國立台灣大學碩士論文,2014年6月。 [13] S. Huh, M. Swaminathan, and D. Keezer, “Constant current power transmission line based power delivery network for single-ended signaling,” IEEE Trans. Electromagn. Compat., vol. 53, no. 4, pp. 1050–1064, Nov. 2011. [14] S. Huh, D. Chung, and M. Swaminathan, “Achieving near zero SSN power delivery networks by eliminating power planes and using constant current power transmission lines,” in Proc. Electr. Perform. Electron. Packag. Syst., Oct. 2009, pp. 17–20. [15] S. Huh, M. Swaminathan, and D. Keezer, “Constant current power transmission line based power delivery network for single-ended signaling with reduced simultaneous switching noise,” in Proc. Workshop Signal Propag. Interconnects, May 2011, pp. 47–50. [16] S. Telikepalli, M. Swaminathan, and D. Keezer, “Minimizing simultaneous switching noise at reduced power with constant-voltage power transmission lines for high-speed signaling,” in Proc. ISQED, Mar. 2013, pp. 714-718. [17] S. Telikepalli, D. C. Zhang, and M. Swaminathan, “Constant voltage-based power delivery scheme for 3-D ICs and interposers,” IEEE Trans. Compon. Packag. Manuf. Technol., vol. 3, no. 11 , pp. 1907-1916, Nov. 2013. [18] S. Hun, D. Chung, and M. Swaminathan, “Near zero SSN power delivery networks using constant voltage power transmission lines ,” in Proc. IEEE EDAPS, Dec. 2009, pp. 1–4. [19] S. L. Hun, M. Swaminathan, and D. Keezer, “Pseudo-balanced signaling using power transmission lines for parallel I/O links,” IEEE Trans. Electromagn. Compat., vol. 55, no. 2, pp. 315-327, Apr. 2013. [20] D. E. Knuth, “Efficient balanced codes,” IEEE Trans. Inf. Theory, vol. 32, no. 1, pp. 51-53, Jan. 1986. [21] N. Alon, E. E. Bergmann, D. Coppersmith, and A. M. Odlyzko, “Balancing sets of vectors,” IEEE Trans. Inf. Theory, vol. 34, no. 1, pp. 128-130, Jan. 1988. [22] S. Al-Bassam and B. Bose, “On balanced codes,” IEEE Trans. Inf. Theory, vol. 36, no. 2, pp. 406-408, Mar. 1990. [23] K. A. S. Immink and J. H. Weber, “Very efficient balanced codes,” IEEE J. Sel. Areas Commun., vol. 28, no. 2, pp. 188–192, Feb. 2010. [24] J. H. Weber, K. A. S. Immink, and H. C. Ferrira, “Error-correcting balanced Knuth codes,” IEEE Trans. Inf. Theory, vol. 58, no. 1, pp. 82-89, Jan. 2012. [25] L. G. Tallini, R. M. Capocelli, and B. Bose, “Design of Some New Efficient Balanced Codes,” IEEE Trans. Inf. Theory, vol. 42, pp. 790-802, May 1996. [26] L. G. Tallini and B. Bose, “Design of balanced and constant weight codes for VLSI systems,” IEEE Trans. Comput., vol. 47, no. 5, pp. 556-572, May 1998. [27] L. G. Tallini and B. Bose, “Balanced codes with parallel encoding and decoding,” IEEE Trans. Comput., vol. 48, no. 8, pp. 794-814, Aug. 1999. [28] D. H. Smith and R. Montemanni, “Some constant weight codes from primitive permutation groups,” The Electronic Journal of Combinatorics, vol. 19, no. 4, pp. 1-8, Apr. 2012. [29] ADS (Advanced Design System), Version 2011.10, Keysight Technologies. Available: http://www.agilent.com. [30] A. Muhtaroglu, G. Taylor, and T. Rahal-Arabi, “On-die droop detector for analog sensing of power supply noise,” IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 651-660, Apr. 2004. [31] M. Swaminathan, D. Chung, S. Grivet-Talocia, K. Bharath, V. Laddha, and J. Xie, “Designing and modeling for power integrity,” IEEE Trans. Electromagn. Compat., vol. 52 , no. 2, pp. 288-310, May 2010. [32] I. Ndip, F. Ohnimus, K. Lobbicke, M. Bierwirth, C. Tschoban, S. Guttowski, H. Reichl, K.-D. Lang, and H. Henke, “Modeling, quantification, and reduction of the impact of uncontrolled return currents of vias transiting multilayered packages and boards,” IEEE Trans. Electromagn. Compat., vol. 52 , no. 2, pp. 421-435, May 2010. [33] A. E. Engin, M. Coenen, H. Koehne, G. Sommer, and W. John, “Modeling and analysis of the return path discontinuity caused by vias using the 3-conductor model,” in Proc. IEEE Int. Symp. Electromagn. Compat., Istanbul, Turkey, May 2003, pp. 1110-1113. [34] C.-T. Wu, G.-H. Shiue, S.-M. Lin, and R.-B. Wu, “Composite effects of reflections and ground bounce for signal line through a split power plane,” IEEE Trans. Adv. Packag., vol. 25, no. 2, pp. 297-301, May 2002. [35] W. Cui, X. Ye, B. Archambeault, D. White, M. Li, and J. L. Drewniak, “EMI resulting from signal via transitions through the DC power bus,” in Proc. IEEE Int. Symp. Electromagn. Compat., Washington D.C., Aug. 2000, vol. 2, pp. 821-826. [36] L. D. Smith, R. E. Anderson, D. W. Forehand, T. J. Pelc, and T. Roy, “Power distribution system design methodology and capacitor selection of modern CMOS technology,” IEEE Trans. Adv. Packag., vol. 22, no. 3, pp. 284–291, Aug. 1999. [37] Istvan Novak, “Lossy power distribution networks with thin dielectric layers and/or thin conductive layers,” IEEE Trans. Adv. Packag., vol. 23, no. 3, pp. 353-360, Aug. 2000. [38] J.-N. Hwang and T.-L. Wu, “The bridging effect of the isolation moat on the EMI caused by ground bounce noise between power/ground planes of PCB,” in Proc. IEEE Int. Symp. Electromagn. Compat., Motreal, Canada, Aug. 2001, vol. 1, pp. 471–474. [39] R. Abhari and G. V. Eleftheriades, “Metallo-dielectric electromagnetic bandgap structures for suppression and isolation of the parallel-plate noise in high-speed circuits,” IEEE Trans. Microw. Theory Tech., vol. 51, no. 6, pp. 1629–1639, Jun. 2003. [40] T. Kamgaing and O. M. Ramahi, “A novel power plane with integrated simultaneous switching noise mitigation capability using high impedance surface,” IEEE Microw. Wirel. Compon. Lett., vol. 13, no. 1, pp. 21–23, Jan. 2003. [41] Ansoft High Frequency Structure Simulator (HFSS), Version 15.0, Ansys, Inc. [Online] Available: http://www.anays.com | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/52463 | - |
dc.description.abstract | 信號及電源完整度在高速數位傳輸系統中日趨重要,其完整性決定了信號的傳輸品質。由於數位系統操作頻率的增加,隨之而產生的同步切換雜訊限制了元件的工作表現。同步切換雜訊源自於電源供應網路中的寄生電感,如此將對電源及接地線造成電壓波動,進而降低雜訊邊限,限制了數位元件之最高傳輸頻率。平衡式信號傳輸法則藉由控制開啟的電晶體數目,使總驅動電流維持恆定,藉此減少電源供應網路電流之變動,因而降低同步切換雜訊。虛擬平衡電源傳輸線運用編碼方式將傳輸信號編碼成為平衡信號,同時降低額外的資料傳輸負擔,將可避免許多電晶體同時切換,降低同步切換雜訊因而改進信號傳輸品質。
本論文主要分兩部分,前半部提出最佳虛擬平衡方法減少額外的資料傳輸負擔,數值模擬結果驗證此方法對於電源層式及電源傳輸線式的微帶線印刷電路板能有效降低同步切換雜訊,提升信號眼圖之眼高表現。 接著本論文將虛擬平衡信號應用於工業界第三代雙倍資料率同步動態隨機存取記憶體(Double-Data-Rate Three Synchronous Dynamic Random Access Memory,一般稱為DDR3 SDRAM)之資料線(Data Line)傳輸,該電路板佈局為一控制器對二記憶體之兩層板架構,亦即上層板及下層板皆有信號線、電源線及地線之結構,模擬結果顯示,上述方法能有效降低同步切換雜訊,使傳輸信號品質提升。此外,本論文亦提出於上述記憶體電路板電源傳輸線上最佳去耦合電容擺放方式,提升可用頻寬,同時提出對於電源傳輸線式電源結構的去耦合電容最佳擺置流程設計。 | zh_TW |
dc.description.abstract | Signal and power integrity are crucial for ensuring good performance in high speed digital systems. As the operating frequency of digital systems increases, the power and ground bounce created by simultaneous switching noise (SSN) becomes a limiting factor for the performance of these devices. SSN is caused by parasitic inductance that exists in the power delivery network (PDN), and voltage fluctuations on the power and ground rails can lead to reduced noise margins and can limit the maximum frequency of a digital device. Pseudo-balanced power transmission line (PB-PTL) concept has been shown to reduce simultaneous switching noise and improve performance. This balanced signaling scheme minimizes the variation of the total driving current through the PDN by controlling the number of high and low states in the output data string. As the total driving current is maintained constant, the variation of the current can be minimized, and therefore SSN can be reduced. In this paper, the optimal pseudo-balanced scheme has been proposed for reducing the overhead. Numerical simulation results of power-plane-based and power-transmission-line-based microstrip PCB have demonstrated the validity of this optimal pseudo-balanced scheme for SSN reduction, resulting in better eye height and signal quality.
Next, the pseudo-balanced scheme is employed to industrial double-data-rate three synchronous dynamic random access memory (DDR3 SDRAM), which used one controller to control two DDR in a two-layer PCB with signal/power/ground coexisting in both layers. Simulation has shown that the pseudo-balanced scheme can reduce simultaneous switching noise to achieve better signal quality. Moreover, this thesis also proposes the optimal placement of decoupling capacitors on two-layer power trace structures to broaden usable bandwidth. | en |
dc.description.provenance | Made available in DSpace on 2021-06-15T16:15:29Z (GMT). No. of bitstreams: 1 ntu-104-R02942007-1.pdf: 5445469 bytes, checksum: deb8317f13aa5c7c5dfd83f6c909cb68 (MD5) Previous issue date: 2015 | en |
dc.description.tableofcontents | 口試委員會審定書 #
誌謝 I 中文摘要 II ABSTRACT III CONTENTS V LIST OF FIGURES VII LIST OF TABLES XI Chapter 1 緒論 1 1.1 研究動機 1 1.2 文獻回顧 2 1.3 章節概述 4 1.4 主要貢獻 4 Chapter 2 電源完整度相關理論簡介 6 2.1 電源供應網路 6 2.2 電源傳輸線 11 2.3 同步切換雜訊 14 Chapter 3 虛擬平衡信號之編碼與解碼及應用 18 3.1 平衡信號之編碼與解碼 18 3.1.1 直接編碼法 18 3.1.2 配合查找表法 27 3.2 虛擬平衡碼之介紹與分析 37 3.3 虛擬平衡碼用於電源完整度之改善 42 3.3.1 虛擬平衡碼應用於小型印刷電路板之信號傳送 42 3.3.2 虛擬平衡碼應用於第三代高速記憶體(DDR 3) 43 Chapter 4 電源層及電源傳輸線架構數值模擬與討論 46 4.1 電源設計 46 4.1.1 電源層式的電源設計 46 4.1.2 電源傳輸線的電源設計及電源與信號完整度分析 48 4.2 數值結果與分析 60 Chapter 5 工業主機板之訊號/電源完整度共模擬與分析 76 5.1 電路板簡介 76 5.2 使用去耦合電容降低電源傳輸線輸入阻抗 79 5.3 虛擬平衡信號用於資料線傳輸之信號/電源完整度共模擬與分析 92 Chapter 6 結論 115 參考文獻 116 | |
dc.language.iso | zh-TW | |
dc.title | 使用虛擬平衡信號於電源完整度之改善設計 | zh_TW |
dc.title | Improvement of Power Integrity by Pseudo-Balanced Signaling | en |
dc.type | Thesis | |
dc.date.schoolyear | 103-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 吳宗霖,王文山,林丁丙,劉家驄 | |
dc.subject.keyword | 同步切換雜訊,虛擬平衡信號傳輸,額外資料傳輸負擔,信號/電源完整度共分析,第三代雙倍資料率記憶體,最佳去耦合電容擺置, | zh_TW |
dc.subject.keyword | Simultaneous switching noise,Pseudo-balanced signaling,Signal/ power integrity co-analysis,Overhead reduction,Double data rate III memory,Optimal decoupling capacitor placement, | en |
dc.relation.page | 120 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2015-08-17 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電信工程學研究所 | zh_TW |
顯示於系所單位: | 電信工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-104-1.pdf 目前未授權公開取用 | 5.32 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。