請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/47263
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 曹恆偉 | |
dc.contributor.author | Ting-Yun Huang | en |
dc.contributor.author | 黃婷筠 | zh_TW |
dc.date.accessioned | 2021-06-15T05:52:47Z | - |
dc.date.available | 2013-08-19 | |
dc.date.copyright | 2010-08-19 | |
dc.date.issued | 2010 | |
dc.date.submitted | 2010-08-17 | |
dc.identifier.citation | [1] P. Eloranta, P. Seppinen, S. Kallioinen, T. Saarela, A. Parssinen, “A Multimode Transmitter in 0.13 μm CMOS Using Direct-Digital RF Modulator,” IEEE J. Solid-State Circuits, vol. 42, no 12, pp. 2774-2784, Dec. 2007.
[2] V. Vidojkovic, J. Van der Tang, A. Leeuwenburgh, A. Van Roermund, “Mixer topology selection for a 1.8 - 2.5 GHz multi-standard front-end in 0.18 μm CMOS,”Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium, vol. 2, pp. II-300-II-303, May 2003 [3] A. van den Bosch, M. Steyaert, W. Sansen, “SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters”; Electronics, Circuits and Systems, 1999. Proceedings of ICECS '99. The 6th IEEE International Conference, vol. 3, 5-8, pp. 1193-1196, Sept. 1999 [4] A. van den Bosch, M.A.F. Borremans, M.S.J. Steyaert, W. Sansen, “A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter,” IEEE J. Solid-State Circuits, vol. 36, no 3, pp. 315-324, March 2001. [5] A. Kavousian, D.K. Su, M. Hekmat, A. Shirvani, B.A. Wooley, “A Digitally Modulated Polar CMOS Power Amplifier With a 20-MHz Channel Bandwidth,” IEEE J. Solid-State Circuits, vol. 43, no 10, pp. 2251-2258, Oct. 2008. [6] A. Jerng, C.G. Sodini, “A Wideband ΔΣ Digital-RF Modulator for High Data Rate Transmitters” IEEE J. Solid-State Circuits, vol. 42, no 8, pp. 1710-1722, Aug. 2007. [7] S.M. Taleie, T. Copani, B. Bakkaloglu, S. Kiaei, ”A Linear Sigma–Delta Digital IF to RF DAC Transmitter With Embedded Mixer” IEEE T-MTT, vol. 56, no 5, Part 1, pp. 1059-1068, May 2008. [8] P.T.M. Van Zeijl, M. Collados, “A Digital Envelope Modulator for a WLAN OFDM Polar Transmitter in 90 nm CMOS” IEEE J. Solid-State Circuits, vol. 42, no 10, pp.2204-2211, Oct. 2007. [9] T. Sowlati, D. Rozenblit, R. Pullela, M. Damgaard, E. McCarthy, Dongsoo Koh, D. Ripley, F. Balteanu, I. Gheorghe, ”Quad-band GSM/GPRS/EDGE polar loop transmitter” IEEE J. Solid-State Circuits, vol. 39, no 12, pp. 2179-2189, Dec. 2004. [10] S. Moloudi, K. Takinami, M. Youssef, M. Mikhemar, A. Abidi, “An Outphasing Power Amplifier for a Software-Defined Radio Transmitter” IEEE ISSCC 2008. Digest of Technical Papers. IEEE International 3-7, pp. 568-636, Feb. 2008. [11] S. Luscha, R. Schreier, and H. Lee, “Radio Frequency Digital-to-Analog Converter,” IEEE J. Solid-State Circuits, vol. 39, no 9, pp. 1462-1467, September 2004 [12] A. Bugeja, B. Song, P. Rakers, and S. Gillig, “A 14-b, 100-MS/s CMOS DAC designed for spectral performance,” IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1719–1732, Dec. 1999. [13] M. Borremans, A. V. den Bosch, M. Steyaert, and W. Sansen, “A low power, 10-bit CMOS D/A converter for high speed applications,” in Proc. IEEE Custom Integrated Circuits Conf. (CICC), May 2001, pp. 157–160. [14] J. Deveugele, M. Steyaert, “A 10b 250MS/s binary-weighted current-steering DAC,” IEEE Solid-State Circuits Conference, vol.1, no.2, pp. 362-532, Feb. 2004. [15] Ding-Lan Shen, Yuan-Chun Lai, Tai-Cheng Lee, “A 10-bit binary-weighted DAC with digital background LMS calibration,” IEEE Asian Solid-State Circuits Conference, no. 11, pp. 12-14, 2007. [16] Kuo-Hsing Cheng, Hsin-Hao Wang, Ding-Jyun Huang, “A 1-V 10-bit 2GSample/s D/A converter based on precision current reference in 90-nm CMOS,” IEEE ICECS, vol. 15, pp. 340-343, 2008. [17] A. Cidronali, N. Giovannelli, I. Magrini, G. Manes, “Compact Concurrent Dual-Band Power Amplifier for 1.9GHz WCDMA and 3.5GHz OFDM Wireless Systems ,“ EuMC, pp. 1545 - 1548, Oct. 2008 [18] YunSeong Eo, KwangDu Lee, “A 2.4GHz/5.2GHz CMOS power amplifier for dual-band applications” IEEE MTT-S International vol. 3, pp. 1539-1542, Jun. 2004. [19] M.R. Ghajar,; S. Boumaiza, “Concurrent dual band 2.4/3.5GHz fully integrated power amplifier in 0.13μm CMOS technology ,” EuMC, pp. 1728 – 1731, 2009. [20] “iPhone 3Gs – Teardown and Analysis” [online], (2002). URL: http://www.phonewreck.com/2009/06/19/iphone-3gs-teardown-and-analysis/ [21] J. Mitola, “The software radio architecture,” IEEE Commun. Magazine, vol.33, no. 5, pp. 26-38, May, 1995 [22] P. Kenington, “Linearized transmitters: an enabling technology for software defined radio,” IEEE Commun. Magazine, vol. 40, no. 2, pp.156~162, Feb. 2002 [23] A. A. Abidi, “The path to the software-defined radio receiver,” IEEE Journal of Solid-State Circuits (JSSC), vol. 42, no. 5, pp. 954-966, May, 2007 [24] M. Talonen et al., “System requirements for OFDM polar transmitter,” 2005 European Conf. on Circuit Theory and Design, pp. III/69-72, vol. 3, 2005 [25] E. Mensink et al., “Distortion cancellation by poly-phase multipath circuits,” IEEE Trans. on Circuits and Systems-I: Regular Papers, vol. 2, no.9, pp.1785-794, Sept. 2005 [26] Feipeng Wang et al., “Design of Wide-bandwidth envelope-tracking power amplifiers for OFDM applications,” IEEE Trans. Microwave Theory and Techniques (MTT), vol. 53, no. 4,pp. 1244-1254, April, 2005 [27] M. Helfenstein and G. S. Moschytz (Eds.), “Circuits and system for wireless communications,” Chapter 10, Kluwer, 2000 [28] A. Jerng and C. G. Sodini, “A Wideband ΔΣ Digital-RF Modulator for High Data Rate Transmitters,” IEEE JSSC, vol. 42, no. 8, pp. 1710-1722, Aug, 2007 [29] M. H. Perrot et al., “A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5 Mb/s GFSK modulation,” IEEE JSSC, vol. 32, no. 12, pp. 2048-2060, Dec, 1997 [30] B. Neurauter et al., “GSM 900/DCS 1800 Fractional-N modulator with two-point modulation,” IEEE Microwave Symposium (MTT-S), vol. 1, pp. 425-428, 2002 [31] Y. Huang et al. “Investigation of polar transmitters for WCDMA handset application,” The 24th Norchip Conference, pp. 155~158, Nov, 2006 [32] P. T. M van Zeijl et al., “A digital envelope modulator for a WLAN OFDM polar Transmitter in 90nm CMOS,” IEEE JSSC, vol. 42, no. 10, pp. 2204~2211, Oct, 2007 [33] C. Jones, B. Tenbroek, P. Fowers, C. Beghein, J. Strange, F. Beffa, and D. Nalbantis, “Direct-conversion WCDMA transmitter with 163 dBc/Hz noise at 190 MHz offset,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2007, pp. 336–607. [34] D. F. G. Papadopoulos and Q. Huang, “A linear uplink WCDMA modulator with 156 dBc/Hz downlink SNR,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2007, pp. 338–607. [35] D. L. Kaczman, M. Shah, N. Godambe, M. Alam, H. Guimaraes, L. M. Han, M. Rachedine, D. L. Cashen, W. E. Getka, C. Dozier, W. P. Shepherd, and K. Couglar, “A single-chip tri-band (2100, 1900, 850/800MHz) WCDMA/HSDPA cellular transceiver,” IEEE J. Solid-State Circuits, vol. 41, no. 5, pp. 1122–1132, May. 2006. [36] R. Koller, T. Ruhlicke, D. Pimingsdorfer, and B. Adler, “A single-chip 0.13um CMOS UMTS W-CDMA multi-band transceiver,” in IEEE Radio Frequency Integrated Circuits (RFIC) Symp. Dig. Papers, 2006, p. 4. [37] M. Cassia, A. Hadjichristos, Hong Sun Kim, Jin-Su Ko, Jeongsik Yang, Sang-Oh Lee, G. Sahota, “A Low-Power CMOS SAW-Less Quad Band WCDMA/HSPA/HSPA+/1X/EGPRS Transmitter,” J. Solid-State Circuits, vol. 44, no. 7, pp. 1897–1906, July. 2009. [38] F. Villain, O. Burg, “Fully Integrated Multi-Band W-CDMA Transmitter with Minimum Carrier Leakage and Optimized Power Consumption Mode,” in Proc. 32th European Solid-State Circuits Conf. (ESSCIRC), 2006, pp. 267–270. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/47263 | - |
dc.description.abstract | 由於近期對於無線傳輸速率的要求越來越高,調變方式日益複雜,從傳統的FSK、PSK 進展到16QAM、64QAM 等等,以求在有限的頻寬中得到更高的傳輸效率。但在提高速度同時,這些調變對於信號雜訊比值的要求也更高,電路設計更加複雜。因目前全球已存在多種高、中、低階無線通信標準的現實以及未來極有可能出現的高規格之系統考量,「軟體無線電(Software-defined Radio, SDR )」的功能可用來解決系統間互不相容的困難,並減少更換新裝備所造成的浪費及環保問題。
現有多功能的消費性無線通信產品,其電路部分仍是使用基於單一或少數標準設計的IP 或模組加以整合而成。在量產狀況下成本與性能雖尚可接受,但仍甚難達致「全球漫遊」的理想,更無法相容於未來更高性能的新系統(WiMAX、4G…)。 綜上所述之事實,軟體無線電系統的硬體整合程度,仍須大幅提昇,以便降低成本、縮小佔有空間/重量、並降低功率消耗、以便滿足廣大資通消費/服務市場上的需求。本論文將研究探討最適合軟體無線電系統使用之發射機架構,並設計製作其中最具關鍵性的電路晶片。 本論文之重點將著重於提供一軟體無線電發射機之解決方案,並期望可以系統單晶片的形式實現,且為了增加此發射機與數位電路之整合性,在製程上的選擇上則是完全以矽製程來考量。 內文主要分為兩部分,前半部主要介紹軟體無線電發射機中將基頻信號轉換至射頻段之電路及其改良方式,而後半段則是說明如何設計一個適用於多系統之功率放大器,以藉此減少行動通訊裝置之體積。 | zh_TW |
dc.description.abstract | Because of the skyrocketed popularity of mobile communication device, more and more communication standards are introduced, making engineers busy designing equipments applied to distinct standards. Many researchers have devoted to the area of system-on-chip(SoC) and software-defined radio anticipating a appreciate solution to reduce the chip area as well as absorb most of components into a single device.
In this thesis, the feature of traditional Cartesian and polar transmitter are discussed. For the application of software-defined radio, the Cartesian transmitter using radio frequency digital to analog converter(RFDAC) has higher power efficiency than those using DAC and mixer. And it can drive the RF power amplifier directly with the maximum output power of -2dBm. Besides, two methods, dual-band output matching and impendence switching, are proposed to design a dual- band power amplifier. The dual-band PA demonstrates gain of 15dB at 2.45GHz and 14dB at 5.2GHz. In application, multi-standard device using dual-band PA can utilize chip area more efficiently. | en |
dc.description.provenance | Made available in DSpace on 2021-06-15T05:52:47Z (GMT). No. of bitstreams: 1 ntu-99-R97942047-1.pdf: 10995524 bytes, checksum: c18c0c1b4ae512b6a459362b9c0b7ab7 (MD5) Previous issue date: 2010 | en |
dc.description.tableofcontents | 口試委員會審定書 .................................. I
誌謝 ............................................. III 中文摘要........................................... V 英文摘要 ......................................... VII 目錄 .............................................. IX 圖目錄 ............................................ XI 表目錄 ........................................... XIV 第一章 緒論 ....................................... 1 1.1 研究動機 ...................................... 1 1.2 發射機架構 .................................... 2 1.2.1 正交發射機 .................................. 3 1.2.2 極座標發射機 ................................ 3 1.2.3 軟體無線電發射機 ............................ 4 1.3 射頻功率放大器 ................................ 5 1.4 論文組織 ...................................... 5 第二章 射頻數位類比轉換器介紹 ..................... 7 2.1 文獻調查 ...................................... 7 2.2 數位重建濾波器 ................................ 9 2.3 射頻帶通濾波器 ............................... 10 第三章 射頻數位類比轉換器設計 .................... 13 3.1 傳統作法及射頻數位類比轉換器架構比較 ......... 13 3.2 系統參數考量 ................................. 14 3.3 射頻數位類比轉換器單元 ....................... 16 3.3.1 單平衡架構 ................................. 16 3.3.2 雙平衡架構.................................. 18 3.4 除頻器設計.................................... 19 3.5 輸出功率控制電路設計.......................... 20 3.5.1 電流控制.................................... 20 3.5.2 阻抗控制.................................... 22 3.6 解碼器設計.................................... 26 3.7 模擬結果...................................... 27 3.7.1 除法器模擬結果.............................. 27 3.7.2 輸出功率控制電路模擬結果.................... 29 3.7.3 射頻數位類比轉換器模擬結果.................. 30 3.7.4 量測考量.................................... 36 3.7.5 晶片布局及效能比較除法器模擬結果............ 37 3.7.6 結論........................................ 39 第四章 多頻帶射頻功率放大器介紹................... 41 4.1 負載拉移...................................... 42 4.2 文獻調查...................................... 43 第五章 雙頻帶射頻功率放大器設計................... 45 5.1 雙頻帶輸出匹配法.............................. 45 5.2 阻抗切換...................................... 48 5.3 雙頻帶功率放大器電路.......................... 49 5.3.1 雙頻帶輸出匹配電路.......................... 49 5.3.2 模擬結果.................................... 52 5.3.3 初步量測結果................................ 59 5.3.4 討論........................................ 62 5.3.5 最終量測結果 ............................... 69 第六章 結論與未來展望............................. 69 參考文獻.......................................... 71 | |
dc.language.iso | zh-TW | |
dc.title | 軟體無線電發射機與雙頻帶功率放大器設計 | zh_TW |
dc.title | The Design of Software-defined Radio Transmitter and Dual-band Power Amplifier | en |
dc.type | Thesis | |
dc.date.schoolyear | 98-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 邱煥凱,陳怡然,翁若敏,吳駿邦 | |
dc.subject.keyword | 信號雜訊比值,軟體無線電,系統單晶片,功率放大器,信號頻寬,全球漫遊,矽製程, | zh_TW |
dc.subject.keyword | System-on-chip,software-defined radio,Cartesian transmitter,polar transmitter,radio frequency digital to analog converter, | en |
dc.relation.page | 73 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2010-08-18 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-99-1.pdf 目前未授權公開取用 | 10.74 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。