請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/45121
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 劉深淵 | |
dc.contributor.author | Jian-Hao Lu | en |
dc.contributor.author | 呂健豪 | zh_TW |
dc.date.accessioned | 2021-06-15T04:05:19Z | - |
dc.date.available | 2010-02-11 | |
dc.date.copyright | 2010-02-11 | |
dc.date.issued | 2010 | |
dc.date.submitted | 2010-02-09 | |
dc.identifier.citation | [1] Y. Tomita, M. Kibune, J. Ogawa, W. W. Walker, H. Tamura, and T. Kuroda, “A 10 Gb/s receiver with equalizer and on-chip ISI monitor in 0.11 μm CMOS,” in IEEE Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2004, pp. 202–205.
[2] G. Zhang, P. Chaudhari, and M. M. Green, “A BiCMOS 10 Gb/s adaptive cable equalizer,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2004, pp. 482–483. [3] S. Gondi, J. Lee, D. Takeuchi, and B. Razavi, “A 10 Gb/s CMOS adaptive equalizer for backplane applications,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2005, pp. 328–329. [4] J. Lee, “A 20 Gb/s adaptive equalizer in 0.13 μm CMOS technology,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2006, pp. 92–93. [5] J. Lee, “A 20-Gb/s adaptive equalizer in 0.13-μm CMOS technology,” IEEE J. Solid-State Circuits, vol. 41, pp. 2058–2066, Sep. 2006. [6] J. Lee and H. Wang, “A 20 Gb/s broadband transmitter with auto-configuration technique,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2007, pp. 444–445. [7] J. Sewter and A. C. Carusone, “A 3-tap digitally programmable transversal filter in 90 nm CMOS for equalization up to 30 Gb/s,” in IEEE Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2005, pp. 190–193. [8] J. Sewter and A. C. Carusone, “A CMOS finite impulse response filter with a crossover traveling wave topology for equalization up to 30 Gb/s,” IEEE J. Solid-State Circuits, vol. 41, pp. 909–917, Apr. 2006. [9] J. Sewter and A. C. Carusone, “A 40 Gb/s transversal filter in 0.18 μm CMOS using distributed amplifiers,” in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2005, pp. 417–420. [10] J. Sewter and A. C. Carusone, “A 3-tap FIR filter with cascaded distributed tap amplifiers for equalization up to 40 Gb/s in 0.18-μm CMOS,” IEEE J. Solid-State Circuits, vol. 41, pp. 1919–1929, Aug. 2006. [11] A. Garg, A. C. Carusone, and S. P. Voinigescu, “A 1-tap 40-Gbps look-ahead decision feedback equalizer in 0.18 μm SiGe BiCMOS technology,” in IEEE Compound Semicond. Integr. Circuit Symp., Oct. 2005, pp. 37–40. [12] A. Garg, A. C. Carusone, and S. P. Voinigescu, “A 1-tap 40-Gb/s look-ahead decision feedback equalizer in 0.18-μm SiGe BiCMOS technology,” IEEE J. Solid-State Circuits, vol. 41, pp. 2224–2232, Oct. 2006. [13] E. M. Cherry and D. E. Hooper, “The design of wideband transistor feedback amplifiers,” Proc. Inst. Elect. Eng., vol. 110, pp. 375–389, Feb. 1963. [14] S. Galal and B. Razavi, “10-Gb/s limiting amplifier and laser/modulator driver in 0.18-μm CMOS technology,” IEEE J. Solid-State Circuits, vol. 38, pp. 2138–2146, Dec. 2003. [15] A. Hazneci and S. P. Voinigescu, “A 49-Gb/s, 7-tap transversal filter in 0.18 μm SiGe BiCMOS for backplane equalization,” in IEEE Compound Semicond. Integr. Circuit Symp., Oct. 2004, pp. 101–104. [16] J.-H. Lu, K.-H. Chen, and S.-I. Liu, “A 40 Gb/s low-power analog equalizer in 0.13 μm CMOS technology,” in IEEE Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2008, pp. 54–55. [17] C. Pelard, E. Gebara, A. J. Kim, M. G. Vrazel, F. Bien, Y. Hur, M. Maeng, S. Chandramouli, C. Chun, S. Bajekal, S. E. Ralph, B. Schmukler, V. M. Hietala, and J. Laskar, “Realization of multigigabit channel equalization and crosstalk cancellation integrated circuits,” IEEE J. Solid-State Circuits, vol. 39, pp. 1659–1670, Oct. 2004. [18] J. L. Zerbe, P. S. Chau, C. W Werner, W. F. Stonecypher, H. J. Liaw, G. J. Yeh, T. P. Thrush, S. C. Best, and K. S. Donnelly, “A 2Gb/s/pin 4-PAM parallel bus interface with transmit crosstalk cancellation, equalization, and integrating receivers,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2001, pp. 66–67. [19] K.-J. Sham, M. R. Ahmadi, S. B. G. Talbot, and R. Harjani, “FEXT crosstalk cancellation for high-speed serial link design,” in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2006, pp. 405–408. [20] J. Chen, Y. Gu, and K. K. Parhi, “Low-complexity echo and NEXT cancellers for high-speed ethernet transceivers,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, pp. 2827–2840, Oct. 2008. [21] B. Widrow, J. R. Glover, Jr., J. M. McCool, J. Kaunitz, C. S. Williams, R. H. Hearn, J. R. Zeidler, E. Dong, Jr., and R. C. Goodlin, “Adaptive noise cancelling: principles and applications,” Proc. IEEE, vol. 63, pp. 1692–1716, Dec. 1975. [22] G. A. Clark, S. K. Mitra, and S. R. Parker, “Block implementation of adaptive digital filters,” IEEE Trans. Circuits Syst., vol. CAS-28, pp. 584–592, June 1981. [23] S. Haykin, Adaptive Filter Theory. 4th ed. Upper Saddle River, NJ: Prentice-Hall, 2001. [24] L. Der and B. Razavi, “A 2-GHz CMOS image-reject receiver with LMS calibration,” IEEE J. Solid-State Circuits, vol. 38, pp. 167–175, Feb. 2003. [25] J. T. Stonick, G.-Y. Wei, J. L. Sonntag, and D. K. Weinlader, “An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25-μm CMOS,” IEEE J. Solid-State Circuits, vol. 38, pp. 436–443, Mar. 2003. [26] S. Gondi and B. Razavi, “Equalization and clock and data recovery techniques for 10-Gb/s CMOS serial-link receivers,” IEEE J. Solid-State Circuits, vol. 42, pp. 1999–2011, Sep. 2007. [27] B. Razavi, Design of Integrated Circuits for Optical Communications. New York: McGraw-Hill, 2002. [28] A. Pottbacker, U. Langmann, and H.-U. Schreiber, “A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s,” IEEE J. Solid-State Circuits, vol. 27, pp. 1747–1751, Dec. 1992. [29] C.-F. Liao and S.-I. Liu, “A 40 Gb/s CMOS serial-link receiver with adaptive equalization and clock/data recovery,” IEEE J. Solid-State Circuits, vol. 43, pp. 2492–2502, Nov. 2008. [30] J. Lee, M.-S. Chen, and H.-D. Wang, “A 20 Gb/s duobinary transceiver in 90 nm CMOS,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2008, pp. 102–103. [31] J. Lee, M.-S. Chen, and H.-D. Wang, “Design and comparison of three 20-Gb/s backplane transceivers for duobinary, PAM4, and NRZ data,” IEEE J. Solid-State Circuits, vol. 43, pp. 2120–2133, Sep. 2008. [32] H. Wang, C.-C. Lee, A.-M. Lee, and J. Lee, “A 21-Gb/s 87-mW transceiver with FFE/DFE/linear equalizer in 65-nm CMOS technology,” in IEEE Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2009, pp. 50–51. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/45121 | - |
dc.description.abstract | 隨著製程技術的日新月異,處理器和記憶體的操作頻率快速地增加。這使得輸入/輸出介面的頻寬變成在眾多系統中主要的瓶頸。例如在有線通訊系統中,高速資料傳輸就同時遭受到集膚效應和介質損耗。這些和頻率相關的損害導致嚴重的符際干擾進而毀損傳輸的資料,也因此惡化了位元錯誤率。為了減輕符際干擾並改善位元錯誤率,類比等化器已經被廣泛的應用於通道損耗的補償。然而,在最新的寬頻資料通訊中,當多通道串接變得更加靠近時,傳輸的資料也另外遭受到干擾擾亂的損害。
本論文主要分成兩個部份。首先,介紹應用於有線通訊系統之高速類比等化器。其次,介紹一應用於有線通訊系統,特別是針對多通道串接式接收機之數位式近端干擾消除電路。在第二章中,利用所提出之連續主動式回授架構,可以在0.13微米CMOS製程下實現一10-Gb/s無電感之類比等化器。在第三章中,利用所提出之電感式回授放大器,可以在0.13微米CMOS製程下實現一40-Gb/s、14.4毫瓦之類比等化器。在第四章中,利用所提出之變壓器回授技術,可以在65奈米CMOS製程下實現一50-Gb/s、10毫瓦之類比等化器。在第五章中,利用所提出之sign-sign block least-mean-square (SSB-LMS)電路,可以在0.13微米CMOS製程下實現一5-Gb/s數位式近端干擾消除電路與類比等化器之混合電路。 利用所提出之電感式回授放大器實現之類比等化器是第一個40-Gb/s在0.13微米CMOS製程下實現的。而利用所提出之SSB-LMS電路,對於5-Gb/s的資料速率,上/下計數器之最大關鍵延遲時間可以放寬至500皮秒,有別於原來的200皮秒。 | zh_TW |
dc.description.abstract | As process technologies continue to advance, the operating frequency of processors and memories increases rapidly. This makes the bandwidth of the I/O interface a primary bottleneck in many systems. For example, high-speed data transmission in a wireline communication system suffers from both skin effect and dielectric loss. These frequency-dependent impairments induce a significant inter-symbol interference (ISI) to corrupt the transmitted data and therefore degrade the bit error rate (BER). In order to mitigate the ISI and ameliorate the BER, analog equalizers have been used widely so as to compensate the channel loss. In modern broadband data communications, however, the transmitted data are also impaired by crosstalk interferences when multi-lane serial links become closer.
This dissertation is mainly divided into two parts. High-speed analog equalizers for wireline communication systems are introduced first, followed by a digital near-end crosstalk (NEXT) canceller, especially for multi-lane serial-link receivers. In chapter 2, a 10-Gb/s inductorless analog equalizer is realized in 0.13-μm CMOS technology by using the proposed interleaved active feedback topology. In chapter 3, a 40-Gb/s 14.4-mW analog equalizer is realized in 0.13-μm CMOS technology by using the proposed inductive feedback amplifier. In chapter 4, a 50-Gb/s 10-mW analog equalizer is realized in 65-nm CMOS technology by using the proposed transformer feedback technique. In chapter 5, a 5-Gb/s digital NEXT canceller merged with an analog equalizer is realized in 0.13-μm CMOS technology by using the proposed sign-sign block least-mean-square (SSB-LMS) circuit. The analog equalizer using the proposed inductive feedback amplifier is the first 40-Gb/s one in 0.13-μm CMOS technology. By using the proposed SSB-LMS circuit, the maximum critical delay of the up/down counters is relaxed to 500 ps rather than 200 ps for the data rate of 5-Gb/s. | en |
dc.description.provenance | Made available in DSpace on 2021-06-15T04:05:19Z (GMT). No. of bitstreams: 1 ntu-99-D93943005-1.pdf: 7752632 bytes, checksum: 98d44d7a9306da5f4ff184d27559a39f (MD5) Previous issue date: 2010 | en |
dc.description.tableofcontents | 1. Introduction……………………………………………………………….... 1
1.1 Wireline Communication………………………………………………. 2 1.2 Organization……………………………………………………………. 4 2. A 10-Gb/s Inductorless Analog Equalizer Using Interleaved Active Feedback Topology…………………………………………………………. 7 2.1 Motivation……………………………………………………………… 8 2.2 Active Feedback Topology……………………………………………... 9 2.3 Inductorless Equalizer Design………………………………………….. 14 2.4 Experimental Results…………………………………………………… 18 2.5 Conclusion……………………………………………………………… 22 2.6 Appendix……………………………………………………………….. 23 3. A 40-Gb/s Analog Equalizer Using Inductive Feedback Technique…….. 31 3.1 Motivation……………………………………………………………… 32 3.2 Equalizer Design……………………………………………………….. 32 3.3 Experimental Results…………………………………………………… 42 3.4 Conclusion……………………………………………………………… 46 3.5 Appendix……………………………………………………………….. 47 4. A 50-Gb/s Analog Equalizer Using Transformer Feedback Technique…. 53 4.1 Motivation……………………………………………………………… 54 4.2 Equalizer Design……………………………………………………….. 54 4.3 Experimental Results…………………………………………………… 64 4.4 Conclusion……………………………………………………………… 71 4.5 Appendix……………………………………………………………….. 71 5. A Merged Digital Near-End Crosstalk Canceller and Analog Equalizer.. 73 5.1 Motivation……………………………………………………………… 74 5.2 Adaptive Algorithms…………………………………………………… 75 5.3 Circuit Description……………………………………………………... 82 5.4 Experimental Results…………………………………………………… 99 5.5 Conclusion……………………………………………………………… 106 6. Conclusion………………………………………………………………....... 109 6.1 Discussion……………………………………………………………… 110 6.2 Conclusion……………………………………………………………… 110 6.3 Future Work…………………………………………………………….. 111 Bibliography………………………………………………………………............ 113 | |
dc.language.iso | en | |
dc.title | 應用於多通道串接式接收機之高速類比等化器與數位式近端干擾消除電路 | zh_TW |
dc.title | High-Speed Analog Equalizers and Digital Near-End Crosstalk Canceller for Multi-Lane Serial-Link Receivers | en |
dc.type | Thesis | |
dc.date.schoolyear | 98-1 | |
dc.description.degree | 博士 | |
dc.contributor.oralexamcommittee | 汪重光,李泰成,林宗賢,陳巍仁,郭泰豪,黃柏鈞,鄭國興 | |
dc.subject.keyword | 類比等化器,數位式近端干擾消除電路, | zh_TW |
dc.subject.keyword | Analog Equalizer,Digital Near-End Crosstalk Canceller, | en |
dc.relation.page | 116 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2010-02-09 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-99-1.pdf 目前未授權公開取用 | 7.57 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。