請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/44122
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 胡振國(Jenn-Gwo Hwu) | |
dc.contributor.author | Yi-Lin Yang | en |
dc.contributor.author | 楊宜霖 | zh_TW |
dc.date.accessioned | 2021-06-15T02:40:55Z | - |
dc.date.available | 2009-10-28 | |
dc.date.copyright | 2009-08-14 | |
dc.date.issued | 2009 | |
dc.date.submitted | 2009-08-11 | |
dc.identifier.citation | [1]. D. Kahng and M. M. Atalla, “Silicon-Silicon Dioxide Surface Device,” IREDevice Research Conference, Pittsburgh, 1960
[2]. Y. Zhao, K. Kita, K. Kyuno, and A. Toriumi, “Band Gap Enhancement and Electrical Properties of La2O3 Films Doped with Y2O3 as High-k Gate Insulators ”, Applied Physics Letters, Vol. 94, pp. 042901, 2009 [3]. G.E. Moore, “Progress in Digital Integrated Circuit,” IEEE IEDM Technical Digest, pp. 11, 1975 [4]. E. Nadimi, C. Golz, M. Trentzsch, L. Herrmann, K. Wieczorek, and C. Radehaus, “Tunneling Effective Mass of Electrons in Lightly N-Doped SiOxNy Gate Insulators,” IEEE Transactions on Electron Devices, pp. 2462-2468, 2008 [5]. International Technology Roadmap for Semiconductor. [Online]. Available: http://public.itrs.net [6]. H.S. Momose, M. Ono, T. Yoshitoi, T. Ohguro, S. I. Nakamura, M. Saito, and H. Iwai, “1.5nm Direc-Tunneling Gate Oxide Si MOSFET’s” IEEE Transaction on Electron Devices, Vol. 43, pp. 1233, 1996 [7]. G. Timp, A. Agarwal, F. H. Baumann, T. Boone, M. Buonanno, R. Cirelli, V. Donnelly, M. Foad, D. Grant, M. Green, “Low Leakage Ultra-Thin Gate Oxides for Extremely High Performance Sub-100 nm nMOSFETs,” IEEE IEDM Technical Digest, pp. 930, 1997 [8]. D.A. Muller, T. Sorsch, S. Moccio, F.H. Baumann, K. Evans-Lutterodt, and G. Timp, “The Electronic Structure at The Atomic Scale of Ultrathin Gate Oxide,” Nature, Vol. 339, pp. 758-761, 1999. [9]. J.B. Neaton, D.A. Muller, and N.W. Ashcroft, “Electronic Properties of The SiO2/Si Interface from First Principle,” Physical Review Letter, Vol. 85, pp. 1298, 2000 [10]. S. Tang, R.M. Wallace, A. Seabaugh, and D. King-Smith, “Evaluating The Minimum Thickness of Gate Oxide on Silicon Using First-Principle Method,” Applied Surface Science, Vol. 135, pp. 137, 1998 [11]. G.D. Wilk, R.M. Wallace, J.M. Anthony, “High-k Gate Dielectrics: Current Status and Materials Properties Consideration,” Journal of Applied Physics, Vol. 89, pp. 5243, 2001 [12]. J. Robertson, “Band Offsets of Wild-Band-Gap Oxides and Implications for Future Electronic Devices,” Journal of Vacuum Science & Technology, Vol. 18, pp. 1785-1791, 2000 [13]. Y. Kita, S. Yoshida, T. Hosoi, T. Shimura, K. Shiraishi, Y. Nara, K. Yamada, and H. Watanabe, “Systematic Study on Work-Function-Shift in Metal/Hf-based High-k Gate Stack,” Applied Physics Letters, Vol. 94, pp. 122905, 2009 [14]. S.W. Huang, and J.G. Hwu, “Electrical Characterization and Process Control of Cost Effective High-k Aluminum Oixde Gate Dielectrics Prepared by Anodization Followed by Furnace Annealing, ” IEEE Transaction on Electron Devices, Vol. 50, pp. 1658-1644, 2003 [15]. Q. Xu, G. Xu, W. Wang, D. Chen, S. Shi, Z. Han, and T. Ye, “Study on Characteristics of thermally stable HfLaON Gate Dielectric with TaN Metal Gate,” Applied Physics Letters, Vol. 93, pp. 252903, 2009 [16]. H.J. Cho, H.Y. Yu, V.S. Chang, A. Akheyar, S. Jakschik, T. Conard, T. Hantschel, A. Delabie, C. Adelmann, S. Van Elshocht, L. Ragnarsson, T. Schram, P. Absil, and S. Biesemans, “The Impact of Stacked Cap Layers on Effective Work Function with HfSiON and SiON Gate Dielectrics,” IEEE Electron Device Letters, Vol. 29, pp. 743-745, 2008 [17]. S.Z. Chang, H.Y. Yu, C. Adelmann, A. Delabie, X.P. Wang, S. Van Elshocht, A. Akheyar, L. Nyns, J. Swets, M. Aoulaiche, C. Kerner, P. Absil, T.Y. Hoffmann, and S. Biesemans, “Electrical Properties of Low-VT Metal-Gated n-MOSFETs Using La2O3/SiOx as Interfacial Layer Between HfLaO High-k Dielectrics and Si Channel,” IEEE Electron Device Letters, Vol. 29, pp. 430-432, 2008 [18]. W.J. Qi, R. Nieh, B.H. Lee, L. Kang, Y. Jeon, K. Onishi, T. Ngai, S. Banerjee, and J.C. Lee, “MOSCAP and MOSFET Characteristics Using ZrO2 Gate Dielectric Deposited Directly on Si,” IEEE IEDM Technical Digest, pp. 145-148, 1999 [19]. D. Park, Y.C. King, Q. Lu, T.J. King, C. Hu, A. Kalnitsky, S.P. Tay, and C.C. Cheng, “Transistor Characteristics with Ta2O5 Gate Dielectric,” IEEE Electron Device Letters, Vol. 18, pp. 441-443, 1998 [20]. K.J. Hubbard and D.G. Schlom, “Thermodynamic Stability of Binary Oxides in Constand with Silocon,” Journal of Material Research, Vol. 11, pp. 2757-2776, 1996 [21]. C.S. Kang, H.J. Cho, R. Choi, Y.H. Kim, C.Y. Kang, S.J. Rhee, C. Choe, M.S. Akbar, and J.C. Lee, “The Electrical and Material Characterization of Hafnium Oxynitride Gate Dielectrics with TaN-Gate Electrode,” IEEE Transaction on Electron Devices, Vol. 51, pp. 220-227, 2004 [22]. M.S. Joo, B.J. Cho, C.C. Yeo, S.H. Chan, S.J. Whoang, S. Mathew, L.K. Bera, N. Balasubramanian, and D.L. Kwong, “Formation of Hafnium-Aluminum-Oxide Gate Dielectric Using Single Cocktail Liquid Source in MOCVD Process,” IEEE Transaction on Electron Devices, Vol. 50. pp. 2088-2094, 2003 [23]. M. Koyama, A. Kaneko, T. Ino, M. Koike, Y. Kamata, R. Iijima, Y. Kamimuta, A. Takashima, M. Suzuki, C. Hongo, S. Inumiya, M. Takayanagi, and A. Nishiyama, “ Effects of Nitrogen in HfSiON Gate Dielectric on The Electrical and Thermal Characteristics,” IEEE IEDM Technical Digest, pp. 849-853, 2002 [24]. S. Schamm, P.E. Coulon, S. Miao, S.N. Volkos, L.H. Lu, L. Lamagna, C. Wiemer, D. Tsoutsou, G. Scarel, and M. Fanciulli, “Chemical/Structural Nanocharacterization and Electrical Properties of ALD-Grown La2O3/Si Interface for Advanced Gate Stacks,” Journal of Electrochemical Society, Vol. 156, pp. H1-H6, 2009 [25]. E. Ghiraldelli, C. Pelosi, E. Gombia, C. Frigeri, L. Vanzetti, and S. Abdullayeva, “Growth of Dielectric Al2O3 Films by Atomic Layer Deposition,” Japanese Journal of Applied Physics, Vol. 47, pp. 8174-8177, 2008 [26]. L. Trojman, L. Pantisano, I. Ferain, S. Severi, H.E. Maes, and G. Groeseneken, “Mobility and Dielectric Quality of 1-nm EOT HfSiON on Si(110) and (100),” IEEE Transaction on Electron Devices, Vol. 55, pp. 3414-3420, 2008 [27]. Y. Liu, S. Shim, X.W. Wang, L.S. Lee, M.J. Tsai, and T.P. Ma, “High-Quality High-k HfON Formed with Plasma Jet Assisted PVD Process and Application as Tunnel Dielectric for Flash Memories,” Microelectronic Engineering, Vol. 85, pp. 45-48, 2008 [28]. K. Yamamoto, S. Kubicek, A. Rothschild, R. Mitsuhashi, W. Deweerd, A. Veloso, A. Jurczak, S. Biesemans, S. De Gendt, S. Wichramanayaka, S. Hayashi, and A. Niwa, “PVD-HfSiON Gate Dielectrics with Ni-FUSI Electrode for 65nm LSTP Application,” Microelectronic Engineering, Vol. 80, pp. 198-201, 2005 [29]. C.H. Choi, Y. Wu, J.S. Goo, Z.Yu, and W. Dutton, “Capacitance Reconstruction from Measured C-V in High Leakage, Nitride/Oxide MOS,” IEEE Transaction on Electron Devices, Vol. 47, pp. 1843-1850, 2000 [30]. Z. Luo and T. P. Ma, “A New Method to Extract EOT of Ultrathin Gate Dielectric with High Leakage Current,” IEEE Electron Device Letters, Vol. 25, pp. 655-657, 2004 [31]. K.J. Yang and C. Hu, “MOS Capacitance Measurements for High-Leakage Thin Dielectrics,” IEEE Transaction on Electron Devices, Vol. 46, pp. 1500-1501, 1999 [32]. W.H. Wu, B.Y. Tsui, Y.P. Huang, F.C. Hsieh, M.C. Chen, Y.T. Hou, Y. Jin, H.J. Tao, S.C. Chen, and M.S. Liang, “Two-Frequency C-V Correction Using Five-Element Circuit Model for High-k Gate Dielectric and Ultrathin Oxide,” IEEE Electron Device Letters, Vol. 27, pp. 330-401, 2006 [33]. Y. Wang, K.P. Cheung, R. Choi, and B.H. Lee, “An Accurate Capacitance-Voltage Measurement Method for Highly Leaky Devices-Part Ⅰ” IEEE Transaction on Electron Devices, Vol. 55, pp. 2429-2436, 2008 [34]. Y. Wang, K.P. Cheung, R. Choi, and B.H. Lee, “An Accurate Capacitance-Voltage Measurement Method for Highly Leaky Devices-PartⅡ” IEEE Transaction on Electron Devices, Vol. 55, pp. 2437-2442, 2008 [35]. R. Rios, N.D. Arora, C.L. Huang, N. Khalil, J. Faricelli, and L. Gruber, “A physical compact MOSFET model, including quantum mechanical effects, for statistical circuit design applications,” IEEE IEDM Technical Digest, pp. 937-940, 1995 [36]. K.J. Yang, Y.C. King, and C. Hu, “Quantum Effect in Oxide Thickness Determination from Capacitance Measurement,” VLSI Technology, pp. 77-78, 1999 [37]. K.N. Chen, L. Krusin-Elbaum, D.M. Newns, B.G. Elmegreen, R. Cheek, N. Rana, A.M. Young, S.J. Koester, and C. Lam, “Programmable via Using Indirectly Heated Phase-Change Switch for Reconfigurable Logic Application,” IEEE Electron Device Letters, Vol. 29, pp. 131-133, 2008 [38]. U. Russo, D. Ielmini, C. Cagli, and A.L. Lacaita, “Filament Conduction and Reset Mechanism in NiO-Based Resistive-Switching Memory (RRAM) Devices,” IEEE Transaction on Electron Devices, Vol. 56, pp. 186-192, 2009 [39]. W.S. Zhao, E. Belhaire, C. Chappert, and P. Mazoyer, “Power and Area Optimization for Run-Time Reconfiguration System on Programmable Chip Based on Magnetic Random Access Memory,” IEEE Transaction on Magnetics, Vol. 45, pp. 776-780, 2009 [40]. D. Kahng, S.M. Sze, “A Floating Gate and Its Application to Memory Devices,” Bell System. Technology Journal, Vol. 46, pp. 1288, 1967. [41]. F. Masuoka, M. Asano, H. Iwahashi, T. Komuro, S. Tanaka, “A New Flash E2PROM Cell Using Triple Polysilicon Technology,” IEEE IEDM Technical Digest, pp. 464-467, 1984 [42]. H.G. Dill, and T.N. Toombs, “A New MNOS Charge Storage Effect,” Solid-State Electronics, Vol. 12. pp. 981, 1969 [43]. E. Suzuki, H. Hiraishi, K. Ishii, and Y. Hayashi, “A Low-Voltage EEPROM with Metal-Oxide-Nitride-Oxide-Semiconductor (MONOS) Structure,” IEEE Transaction on Electron Devices, Vol. 30, pp. 122-128, 1983 [44]. C.M. Compagnoni, R. Gusmeroli, A.S. Spinelli, and A. Visconti, “Analytical Model for The Electron-Injection Statistics During Programming of Nanoscale NAND Flash Memories,” IEEE Transaction on Electron Devices, Vol. 55, pp. 3192-3199, 2008 [45]. C.C. Yeh, T. Wang, W.J. Tsai, T.C. Lu, Y.Y. Liao, H.Y. Chen, N.K. Zous, W. Ting, J. Ku, C.Y. Lu, “An Endurance Evaluation Method for Flash EEPROM,’ IEEE Transaction on Electron Devices, Vol. 51, pp. 720-725, 2004 [46]. J.D. Bude, M.R. Pinto, and R.K. Smith, “Monte Carlo Simulation of the CHISEL Flash Memory Cell,” IEEE Transaction on Electron Devices, Vol. 47, pp. 1873-1881, 2000 [47]. S.J. Choi, J.W. Han, M.G. Jang, J.S. Kim, K.H. Kim, G.S. Lee, J.S. Oh, M.H. Song, Y.C. Park, J.W. Kim, and Y.K. Choi, “High Injection Efficiency and Low-Voltage Programming in a Dopant-Segregated Schottky Barrier (DSSB) FinFET SONOS for NOR-Type Flash Memory,” IEEE Electron Device Letters, Vol. 30, pp. 265-268, 2009 [48]. W.J. Liao, Y.L. Yang and J.G. Hwu, “Growth-Then-Anodization Technique for Reliable Ultra-Thin Gate Oxides,” Journal of Electrochemical Society, Vol. 151, pp. G549-553, 2004. [49]. R. Paily and A. DasGupta, “Improvement in Electrical Characteristics of Ultrathin Thermally Grown SiO2 by Selective Anodic Oxidation,” IEEE Electron Device Letters, vol. 23, pp. 707-709, 2002. [50]. J. Sune, E. Miranda, M. Nafria, and X. Aymerich,“Point contact conduction at the oxide breakdown of MOS devices,” IEEE IEDM Technical Digest, pp. 191-194, 1998. [51]. W. K. Henson, N. Yang and J. J. Wortman, “Observation of oxide breakdown and its effects on the characteristics of ultra-thin-oxide nMOSFET's,” IEEE Electron Device Letters, Vol. 20, pp. 605-607, 1999. [52]. D.A. Buchanon and S.H. Lo, “Reliability and integration of ultra-thin gate dielectrics for advanced CMOS,” Microelectronic Engineering, Vol.36, pp.13-20, 1997. [53]. E. Miranda and A. Cester, “Degradation dynamics of ultrathin gate oxides subjected to electrical stress,” IEEE Electron Device Letters, Vol. 24, pp. 404-406, 2003. [54]. Y.L. Yang and J.G. Hwu, “Quality Improvement of Ultra-Thin Gate Oxide by Using Thermal-Growth Followed by Scanning-Frequency Anodization (SF ANO) Technique,” IEEE Electron Device Letters, Vol.25, pp.687-689, 2004 [55]. M.J. Jeng and J.G. Hwu,“ Thin-gate oxides prepared by pure water anodization followed by rapid thermal densification,”IEEE Electron Device Letters, Vol. 17, pp. 575-577, 1996. [56]. Z.H. Chen, S.W. Huang and J.G. Hwu,” Electrical characteristics of ultra-thin gate oxide (<3 nm) prepared by direct current superimposed with alternating-current anodization” Solid State Electronics, vol.48, pp.23-28, 2004 [57]. D.S. Golubovic, M. Boutchich, N. Akil, M. J. van Duuren, “Advanced high – K/metal gate charge trapping memories for post-45 nm node”, Non-Volatile Memory Technology Symposium, pp. 15-19, 2007 [58]. Z. Huo, J. Yang, S. Lim, S. Baik, J. Lee, J. Han, I.S. Yeo, U.I. Chung, J.T. Moon, B.I. Ryu, “Band Engineered Charge Trap Layer for highly Reliable MLC Flash Memory”, VLSI Technology, pp. 138-139, 2007 [59]. H.T. Lue, S.Y. Wang, E.K. Lai, Y.H. Shih, S.C. Lai, L.W. Yang, K.C. Chen, J. Ku, K.Y. Hsieh, R. Liu, C.Y. Lu , “BE-SONOS: A bandgap engineered SONOS with excellent performance and reliability” , IEEE IEDM Technical Digest, pp. 547-550, 2005 [60]. H.T. Lue, S.Y. Wang, E.D. Lai, M.T. Wu, L.W. Yang, K.C. Chen, J. Ku, K.Y. Hsieh, R. Liu, and C.Y. Lu, “A Novel P-Channel NAND-Type Flash Memory with 2-bit/cell Operation and High Programming Throughput (>20 MB/sec)”, IEEE IEDM Technical Digest, pp. 334, 2005 [61]. Y. Shin, J. Choi, C. Kang, C. Lee, K.T. Park, J.S. Lee, J. Sel, V. Kim, B. Choi, J. Sim, D. Kim, H.J. Cho, and K. Kim, “A Novel NAND-type MONOS Memory using 63nm Process Technology for Multi-Gigabit Flash EEPROMs,” IEEE IEDM Technical Digest, pp. 337-340, 2005. [62]. C.H. Lee, J. Choi, C. Kang, Y. Shin, J.S. Lee, J. Sel, J. Sim, S. Jeon, B.I. Choe, D. Bae, K. Park, and K. Kim, “Multi-Level NAND Flash Memory with 63 nm-Node TANOS (Si-Oxide-SiN-Al2O3-TaN) Cell Structure”, VLSI Technology, pp. 21-22, 2006. [63]. S.C. Lai, H.T. Lue, M.J. Yang, J.Y. Hsieh, S.Y. Wang, T.B. Wu, G.L. Luo, C.H. Chien, E.K. Lai, K.Y. Hsieh, R. Liu and C.Y. Lu, “MA BE-SONOS: A Bandgap Engineered SONOS using Metal Gate and Al2O3 Blocking Layer to Overcome Erase Saturation”, Non-Volatile Semiconductor Memory Workshop, 2007 22nd IEEE, 2007, pp. 88-89 [64]. Sun Il Shim, Frank C. Yeh, X.W. Wang and T.P. Ma, “SONOS-Type Flash Memory Cell With Metal/Al2O3/SiN/Si3N4/Si Structure for Low-Voltage High-Speed Program/Erase Operation”, IEEE Electron Device Letters, vol. 29, 2008, pp. 512-514 [65]. X.W. Wang, Sun Il Shim, and T.P. Ma, IEEE Semiconductor Interface Specialists Conference, Session 4.3, 2007 [66]. B.L. Halpern, “Electron Jet Deposition System” U.S. Patent 5 571 332, 1996 [67]. T.P. Ma, “Making Silicon Nitride Film a Viable Gate Dielectric”, IEEE Transaction on Electron Devices, Vol. 45, pp. 680, 1998 [68]. J.F Yang, X.W. (Sharon) Wang, Y.L. Yang and T.P. Ma, “Charge Trapping Memory Stack with Aluminum Oxide as the Tunnel Barrier,” IEEE Semiconductor Interface Specialists Conference, Catamaran Resort Hotel, San Diego CA, Dec. 2008 [69]. J.D. Lee, S.H. Hur, and J.D. Choi, “Effects of Floating-Gate Interference on NAND Flash Memory Cell Operation”, IEEE Electron Device Letters ,vol. 23, pp.264-266, May, 2002 [70]. Y. Yang, and M.H. White, “Charge retention of scaled SONOS nonvolatile memory device at elevated temperature” Solid-State Electron., vol. 44, pp. 949-958, 2000 [71]. B. Eitan, P. Pavan, I.Bloom, E. Aloni, A. Frommer, and D. Finzi, “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters ,Vol. 21, pp.543-545, Nov., 2000. [72]. B. Eitan, G. Cohen, A. Shappir, E. Lusky, A. Givant, M. Janai, I. Bloom, Y. Polansky, O. Dadashev, A. Lavan, R. Sahar, and E. Maayan, “4-bit per cell NROM Reliability,” IEEE IEDM Technical Digest, pp. 547-550, 2005. [73]. Y.H. Shih, S.C. Lee, H.T. Lue, M.D. Wu, T.H. Hsu, E.K. Lai, J.Y. Hsieh, C.W. Wu, L.W. Yang, K.Y. Hsieh, K.C. Chen, R. Liu, and C.Y. Lu, “Highly Reliable 2-bit/cell Nitride Trapping Flash Memory Using a Novel Array-Nitride-Sealing (ANS) ONO Process,” IEEE IEDM Technical Digest, 559-562, 2005 [74]. Y.H. Shih, H.T. Lue, K.Y. Hsieh, R. Liu, and C.Y. Lu, “A Novel 2-bit/cell Nitride Storage Flash Memory with Greater than 1M P/E-cycle Endurance,” IEEE IEDM Technical Digest, 881-884, 2004. [75]. B. J. Mrstik, P.J. McMarr, N.S. Saks, R.W. Rendell, and R.B. Klein, “Hydrogen permeability in thermally grown films of SiO2 on silicon substrate,” Physical Review B, vol. 47, pp. 4115-4118, 1993. [76]. N.S. Saks, R.B. Klein, R.E. Stahlbush, B.J. Mrstik, and R.W. Rendell, “Effect of Post-Stress Hydrogen Annealing on MOS Oxides after 60Co Irradiation or Fowler-Nordheim Injection,” IEEE Transaction on Nuclear Science, Vol. 40, pp. 1341-1349, 1993. [77]. H. Fang, S. Haddad, C. Chang, and J. Lien, “Plasma Induced In-Line Charge and Damage in Non-Volatile Memory Device,” IEEE IEDM Technical Digest, pp. 467-470, 1994 [78]. Y. Roizin, M. Gutman, R. Yosefi, S. Alfassi, and E. Aloni, “Plasma-Induced Charging in Two Bit per Cell SONOS Memories,” Internal Symposium on Plasma- and Process-induced Damage, pp. 61-64, 2003 [79]. Y.L. Yang, C.H. Chang, Y.H. Shih, K.Y. Hsieh, and J.G. Hwu, “Modeling and Characterization of Hydrogen Induced Charge Loss in Nitride Trapping Memory,” IEEE Transactions on Electron Devices, Vol.54, pp.1360~1365, 2007 [80]. V. A. Gritsenko, H. Wong, J.B. Xu, R.M. Kwok, I.P. Petrenko, B.A. Zaitsev, Y.N. Morokov, and Y.N. Novikov, “Excess silicon at the silicon nitride/thermal oxide interface in oxide-nitride-oxide structures,” Journal of Applied Physics, vol. 86, pp. 3234-3240, 1999 [81]. Asuha, T. Yuasa, O. Maida, and H. Kobayashia, “Effects of postmetallization annealing on ultrathin SiO2 layer properties,” Applied physical Letters Vol. 80, pp. 4175-4177, 2002 [82]. H.T. Lue, Y.H. Shih, K.Y. Hsieh, Rich Liu, and C.Y. Lu, “A Transient Analysis Method to Characterize the Trap Vertical Location in Nitride-Trapping Devices,” IEEE Electron Device Letters ,vol. 25, pp.816-818, Dec. 2004 [83]. A.T. Krishnan, C. Chancellor, S. Chakravarthi, P.E. Nicollian, V. Reddy, A. Varghese, R.B. Khamankar, and S. Krishnan, “ Material Dependence of Hydrogen Diffusion: Implication for NBTI Degradation,” IEEE IEDM Technical Digest, 705-708, 2005 [84]. W.J. Tsai, C.C. Yeh, N.K. Zous, C.C. Liu, S.K. Cho, T. Wang, S. Pan, and C.Y. Lu, “Positive Oxide Charge-Enhanced Read Disturb in a Localized Trapping Storage Flash Memory Cell,” IEEE Transaction on Electron Devices, Vol. 51, No. 3, pp. 434-439, 2004 | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/44122 | - |
dc.description.abstract | 在這個研究中,我們提出了掃描頻率陽極氧化(Scanning-frequency Anodization)修補的方法來修補超薄二氧化矽氧化層(SiO2)以增進其特性。我們所使用的掃描頻率為20赫茲到200k赫茲。在經過掃描頻率修補之後,厚度為18Å的二氧化矽氧化層,其在-2V之閘極漏電流密度(Gate Leakage Current Density)為1.5A/cm2,較相同厚度未經修補之二氧化矽氧化層降低了75%。除此之外,在經過掃描頻率陽極氧化修補之後,其界面缺陷密度(Dit)也減少了20%。
因為高介電常數(High-k)材料的氧化鋁(Al2O3)有在低電場下低漏電流及在高電場下高穿隧電流的特性,因此我們用來取代MONOS型式非揮發性記憶體中的二氧化矽氧化層。我們用-16V抹除(Erase)10ms,可達到6V的平帶電壓(Flatband Voltage)横移。其10年投影預測之寫入(Program)/抹除電壓差,在室溫及85oC下,分別為5.3V及4.9V。 我們在研究中也發現,在400oC或更高的溫度之下以氫氣烘烤,能夠抹除以氮化矽為儲存層的電荷儲存記憶體中的儲存電子。無論原先的平帶電壓為何,在元件周邊區域經過高溫氫處理之後,所有的平帶電壓值都會相同。但氫只會影響有儲存電荷的區域,若元件中沒有儲存電荷,則不受影響。此特性可以解決紫外光或是電漿所引起的周邊電荷儲存問題。經過紫外光照射而有周邊電荷儲存的記憶體元件在400oC下僅需15分鐘即可抹除其儲存電荷。 | zh_TW |
dc.description.abstract | In this work, a method named scanning-frequency anodization (SF-ANO) was proposed to improve the quality of ultra-thin thermally grown SiO2. The frequency condition of SF is from 20Hz to 200kHz. After SF-ANO treatment, the gate leakage current of 18Å SiO2 is 1.5A/cm2 at -2 V, which is 75% off compare with the device with the same thickness without ANO treatment. Besides, 25% reduction in interface trap density (Dit) can also be observed after SF-ANO treatment.
High performance trap-less MAD Al2O3 was then used to replace the tunnel and block layer in MONOS type flash memory because of the suppressed gate leakage current at low electric field and enhanced tunneling current at high electric field, and a MANAS stack is obtained. 6V erase window can be achieved in 10ms by using -16V erase voltage. Besides, the 10-year projected retention window is as large as 4.9V at 85oC, and 5.3V at RT. Hydrogen is found to invade into nitride-based charge trapping memory stack from the edge and neutralize the trapping electrons as baking at temperature of 400oC or above. Regardless of the programmed flatband voltages (VFB) are, all the devices had the same VFB at the edge of the devices. Hydrogen invasion occurs only in the programmed ONO devices; a non-programmed ONO device would not be affected. The experimental results are suggested to solve the problems of UV or plasma induced charge trapping. The UV induced trapping charges can be eliminated in 15 minutes as baking at 400oC. | en |
dc.description.provenance | Made available in DSpace on 2021-06-15T02:40:55Z (GMT). No. of bitstreams: 1 ntu-98-F91943102-1.pdf: 1435425 bytes, checksum: 61f2283445c5acaa49f380ec89316f2d (MD5) Previous issue date: 2009 | en |
dc.description.tableofcontents | Abstract (Chinese)……………………………………………………..Ⅰ
Abstract (English)……………………………………………………..Ⅱ Contents………………………………………………………………..Ⅲ Figure Captions……………………………………………..…………Ⅴ Table Captions…………………………………………………………Ⅸ Chapter 1 Introduction 1-1 Scaling of MOSFETs ……………………………………………...………1 1-1-1 Passivation of Ultrathin SiO2………………………………………..3 1-1-2 Issues of High-k Gate Dielectric……………………………………..4 1-2 Determination of Ultrathin Oxide Thickness by Utilizing Quantum Mechanical Fitting ………………………………………………………..7 1-3 Brief of Non-volatile Charge Trapping Memory ………………………10 1-4 About this work ………………………………………………………….14 Chapter 2 Quality Improvement in Electrical Characteristics of Ultrathin Thermally Grown Oxides Compensated by SF-ANO Technique 2-1 Introduction ……………………….……………..…..…………………...23 2-2 Experimental ……………………………………………………………..24 2-2-1 Overview of Rapid Thermal Process System ……………………..24 2-2-2 Experimental Setup of DAC Anodization Process ……………….25 2-2-3 Device Fabrication and Measurement …………………………….25 2-3 Characterization of Ultrathin Thermally Grown Oxides Compensated By SF-ANO …………………………………………….…………………26 2-4 Summary …………………………………………………………………29 Chapter 3 High Quality Al2O3 Prepared by Molecular-Atomic Deposition (MAD) and Its Application in Tunnel Layer of Charge Trapping Memory 3-1 Introduction …………………………………………….………………...37 3-2 Overview of Molecular-Atomic Deposition (MAD) System ….………..39 3-3 Device Fabrication ……………………………………………………….41 3-4 Experimental Results ……………………………………………….……42 3-4-1 Performance of MAD Al2O3 ………………………………………..42 3-4-2 Characteristics of MANAS Stack ………………………………….43 3-5 Summary ……………………………………………….…………………44 Chapter 4 Modeling and Characterization of Hydrogen Induced Charges Loss in Nitride Trapping Memory and Its Application 4-1 Introduction ……………………………………………………………..55 4-2 Device Fabrication ……………………………………………………….57 4-3 The Hydrogen Induced Flatband Voltage Shift ………………………..58 4-3-1 Hydrogen Effects on Al Gate Devices ……………………………..60 4-3-2 Hydrogen Effects on Poly Gate Devices …………………………..61 4-4 Hydrogen Diffusion Model and Mechanism of Flatband Voltage Shift ……………………………………………………………………….63 4-5 Application of Hydrogen Erasing in UV Charged Device …………….67 4-6 Ability of Re-programming in Hydrogen Erased Device ……………...71 4-7 Reliability of Hydrogen Erased Device …………………………………73 4-8 Summary ……………………………………………….…………………74 Chapter 5 Conclusion 5-1 Conclusions ……………………………………………………………..105 5-2 Suggestions for Future Work …………………………………………..107 Reference…………109 | |
dc.language.iso | en | |
dc.title | 超薄氧化層純水補償技術及氫對ONO介電層可靠度之影響 | zh_TW |
dc.title | Compensation Technique of Ultra-Thin Oxide in D.I. Water and the Effect of Hydrogen on the Reliability of Oxide-Nitride-Oxide (ONO) Dielectrics | en |
dc.type | Thesis | |
dc.date.schoolyear | 97-2 | |
dc.description.degree | 博士 | |
dc.contributor.oralexamcommittee | 王維新,洪志旺,鄭晃忠,龔正,武東星,蘇炎坤,葉文冠 | |
dc.subject.keyword | 超薄氧化層,高介電常數閘極介電質,電荷儲存快閃記憶體,氫抺,除, | zh_TW |
dc.subject.keyword | Ultra-thin oxide,high-k gate dielectric,charge trapping flash memory,hydrogen erase, | en |
dc.relation.page | 119 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2009-08-11 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-98-1.pdf 目前未授權公開取用 | 1.4 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。