請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/43034
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 李致毅 | |
dc.contributor.author | Yen-Tso Chen | en |
dc.contributor.author | 陳彥佐 | zh_TW |
dc.date.accessioned | 2021-06-15T01:33:47Z | - |
dc.date.available | 2012-07-21 | |
dc.date.copyright | 2009-07-21 | |
dc.date.issued | 2009 | |
dc.date.submitted | 2009-07-17 | |
dc.identifier.citation | [1] L. Yujiri et al., “Passvie mm-Wave Imaging,” IEEE Microwave Magazine, vol.4, issue 3, pp. 39-50, Sept. 2003.
[2] J. Wells, “Faster than fiber: The future of multi-Gb/s wireless,” IEEE Microwave Magazine, vol.10, issue 3, pp. 104-112, May 2009. [3] https://mentor.ieee.org/802.15/file/07/15-07-0760-03-003c-tensorcom-phy-presentation.ppt [4] C.A. Balanis, Antenna Theory Analysis and Design, Third Ed., New York: Wiley & Sons, 2005. [5] H. Krishnaswamy and H. Hashemi, “A Fully Integrated 24GHz 4-Channel Phased-Array Transceiver in 0.13μm CMOS Based on a Variable-Phase Ring Oscillator and PLL Architecture,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 124-125, Feb. 2007. [6] A. Babakhani et al., “A 77-GHz Phased-Array Transceiver With On-Chip Antennas in Silicon: Receiver and Antennas,” IEEE Journal of Solid-State Circuits, vol. 41, pp. 2795-2805, Dec. 2006. [7] http://www.sibeam.com [8] J.M. Gilbert et al., “A 4-Gbps Uncompressed Wireless HD A/V Transceiver Chipset,” IEEE Micro, vol. 28, issue 02, pp. 56-64, April 2008. [9] http://www.usb.org/developers/docs/ [10] S.K. Reynolsa et al., “A Silicon 60-GHz Receiver and Transmitter Chipset for Broadband Communications,” IEEE Journal of Solid-State Circuits, vol. 41, pp. 2820-2831, Dec. 2006. [11] S. Pinel et al., “A 90nm CMOS 60GHz Radio,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp.130-131, Feb. 2008. [12] C. Marcu et al., “A 90nm CMOS Low-Power 60GHz Transceiver with Integrated Baseband Circuitry,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 314-315, Feb. 2009. [13] A. Hajimiri, “mm-Wave Silicon ICs: Challenges and Opportunities,” IEEE Custom Integrated Circuits Conf. (CICC), pp. 741-747, Sept. 2007. [14] http://www.rogerscorp.com/ [15] A.M. Niknejad, Electromagnetics for High-Speed Analog and Digital Communication Circuits, New York: Cambridge University Press, 2007. [16] H. Casier et al., Analog Circuit Design: Sensors, Actuators and Power Drivers; Integrated Power Amplifiers from Wireline to RF; Very High Frequency Front Ends, Netherlands: Springer, 2008. [17] T.S.D. Cheung et al., “On-chip interconnect for mm-wave applications using an all-copper technology and wavelength reduction,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 396-501, Feb. 2003. [18] C. Marcu and A.M. Niknejad, “A 60 GHz High-Q Tapered Transmission Line Resonator in 90nm CMOS,” IEEE MTT-S International Microwave Symposium Digest, pp. 775-778, June 2008. [19] A. Parsa and B. Razavi, “A New Transceiver Architecture for the 60-GHz Band,” IEEE Journal of Solid-State Circuits, vol. 44, pp. 751-762, Mar. 2009. [20] B. Razavi, “CMOS Transceivers for the 60-GHz band,” IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, pp. 231-234, June 2006. [21] T.O. Dickson et al., “30-100 GHz Inductors and Transformers for Millimeter-wave (Bi)CMOS Integrated Circuits”, IEEE Trans. on Microwave Theory and Tech. (MTT), Vol.53, pp.123-133, Jan 2005. [22] http://www.ansoft.com/products/hf/hfss/ [23] E. Cohen et al., “An ultra low power LNA with 15dB gain and 4.4dB NF in 90nm CMOS process for 60GHz phase array radio ”, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, pp. 61-64, June 2008. [24] B. Razavi, Design of Integrated Circuits for Optical Communication Systems, McGraw-Hill, 2003 [25] A.M. Niknejad and H. Hashemi, mm-Wave Silicon Technology: 60GHz and Beyond, Springer, 2008 [26] J.C. Guo et al., “Low-K/Cu CMOS Logic Based SoC Technology for 10Gb Transceiver with 115GHz fT, 80GHz fMAX RF CMOS, High-Q MiM Capacitor and Spiral Cu Inductor,” IEEE Symposium on VLSI Technology, pp. 39-40, June 2003. [27] L.F. Tiemeijer et al., “Record RF performance of standard 90 nm CMOS technology,” IEEE Int. Electron Devices Meeting (IEDM) Technical Digest, pp. 441-444, Dec. 2004. [28] C.H. Doan et al., “Millimeter-wave CMOS design,” IEEE Journal of Solid-State Circuits, vol. 40, pp. 144-155, Jan. 2005. [29] B. Heydari et al., “A 60-GHz 90-nm CMOS cascode amplifier with interstage matching,” IEEE Microwave Integrated Circuit Conf., pp. 88-91, Oct. 2007. [30] C.K. Liang and B. Razavi, “Systematic Transistor and Inductor Modeling for Millimeter-Wave Design,” IEEE Journal of Solid-State Circuits, vol. 44, pp. 450-457, Feb. 2009. [31] S.T. Nicolson and S.P. Voinigescu, “Methodology for Simultaneous Noise and Impedance Matching in W-Band LNAs,” IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), pp. 279-282, Nov. 2006. [32] K. Iniewski, Wireless technologies: circuits, systems, and devices, CRC Press, 2007. [33] D. Chowdhury et al., “A single-chip highly linear 2.4GHz 30dBm power amplifier in 90nm CMOS,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 378-379, Feb. 2009. [34] A. Komijani et al., “A 24-GHz, +14.5-dBm Fully Integrated Power Amplifier in 0.18μm CMOS,” IEEE Journal of Solid-State Circuits, vol. 40, no. 9, pp. 1901-1908, Sept. 2005. [35] E. Laskin et al., “95 GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 180-181, Feb. 2008. [36] T. Mitomo et al., “A 60-GHz CMOS Receiver Front-End With Frequency Synthesizer,” IEEE Journal of Solid-State Circuits, vol. 43, pp. 1030-1037, April 2008. [37] C.H. Wang et al., “A 60 GHz transmitter with integrated antenna in 0.18 μm SiGe BiCMOS technology,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 186–187, Feb.2006. [38] F. Xiong, Digital Modulation Techniques, Second Ed., Boston/London: Artech House, 2006. [39] J. Lee et al., “A 75-GHz Phase-Locked Loop in 90-nm CMOS Technology,” IEEE Journal of Solid-State Circuits, vol. 43, pp. 1014-1026, June 2008. [40] H. Samavati et al., “A 5-GHz CMOS Wireless LAN Receiver Front End,” IEEE Journal of Solid-State Circuits, vol. 35, pp. 765-772, May 2000. [41] J.A. Macedo and M.A. Copeland, “A 1.9-GHz Silicon Receiver with Monolithic Image Filtering,” IEEE Journal of Solid-State Circuits, vol. 33, pp. 378-386, Mar. 1998. [42] B. Razavi, “A mm-Wave CMOS Heterodyne Receiver with On-Chip LO and Divider,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 188-189, Feb. 2007. [43] C.H. Wang et al., “A 60GHz Low-Power Six-Port Transceiver for Gigabit Software-Defined Transceiver Applications,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 192-193, Feb. 2007. [44] J. Lee et al., “A 20Gb/s Duobinary Transceiver in 90nm CMOS,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 102-103, Feb. 2008. [45] B. Afshar et al., “A Robust 24mW 60GHz Receiver in 90nm Standard CMOS,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 182-183, Feb. 2008. [46] C. Cao et al., “A 24-GHz Transmitter With On-Chip Dipole Antenna in 0.13-μm CMOS,” IEEE Journal of Solid-State Circuits, vol. 43, pp. 1394-1402, June 2006. [47] E. Öjerors et al., “Micromachined Loop Antennas on Low Resistivity Silicon Substrates,” IEEE Trans. on Antennas and Propagation, vol. 54, pp. 3593–3601, Dec. 2006. [48] T. Yao et al., “65GHz Doppler Radar Transceiver with On-Chip Antenna in 0.18μm SiGe BiCMOS,” IEEE MTT-S Int. Microwave Symposium Digest, pp. 1493-1496, June 2006. [49] U. Pfeiffer et al., “A chip-scale packaging technology for 60-GHz wireless chipsets,” IEEE Trans. on Microwave Theory and Tech. (MTT), vol. 54, pp. 3387-3397, Aug. 2006. [50] “IEEE Standard Definitions of Terms for Antennas,” IEEE Std. 145, Mar. 1993. [51] http://www.accurus.com.tw/c/4/images/MSDS-2.pdf [52] P.R. Haddad and D.M. Pozar, “Anomalous mutual coupling between microstrip antennas,” IEEE Trans. on Antennas and Propagation, vol. 42, pp. 1545–1549, Nov. 1994. [53] W. Heinrich, “The flip-chip approach for millimeter wave packaging,” IEEE Microwave Magazine, vol. 6, issue 3, pp. 36-45, Sept. 2005. [54] R. Coccioli et al., “Aperture-coupled patch antenna on UC-PBG substrate,” IEEE Trans. on Microwave Theory and Tech. (MTT), vol. 47, pp. 2123–2130, Nov. 1999. [55] P. Kildal, “Artifically soft and hard surfaces in electromagnetics,” IEEE Trans. on Antennas and Propagation, vol. 38, pp. 1537-1544, Oct. 1990. [56] R.L. Li et al., “Radiation-pattern improvement of patch antennas on a large-size substrate using a compact soft surface structure and its realization on LTCC multilayer technology,” IEEE Trans. on Antennas and Propagation, vol. 53, pp. 200–208, Jan. 2005. [57] J. Grzyb et al., “Wideband Cavity-backed Folded Dipole Superstrate Antenna for 60GHz Applications,” IEEE Antennas and Propagation Society (AP-S) Int. Symposium, pp. 3939-3942, July 2006. [58] http://www.cmicro.com/ [59] http://www.us.anritsu.com/downloads/files/11410-00279B.pdf [60] D.M. Pozar, Microwave Engineering, Third Ed., New York: Wiley & Sons, 2005. [61] K.V. Caekenberghe et al., “A 2–40 GHz Probe Station Based Setup for On-Wafer Antenna Measurements,” IEEE Trans. on Antennas and Propagation, vol. 56, pp. 3241-3247, Oct. 2008. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/43034 | - |
dc.description.abstract | 本論文研究設計於60GHz頻段操作之積體電路及天線,其主要應用於超高速無線傳輸。受惠於製程技術的進步,互補式金氧半導體(CMOS)元件的截止頻率已超過100GHz,並因其容易與數位電路系統積體化的緣故,使得在CMOS晶片上實現的毫米波電路系統成為一個相當有吸引力的方式。
本論文將簡介設計60GHz無線收發系統的考量,此外也將討論毫米波電路在晶片及封裝上碰到的困難。接著會介紹一個完全整合之60GHz收發系統,包含整合於封裝之天線;此設計使用開關鍵移調變以及低成本的天線技術,達成一個低功耗與每秒數十億位元傳輸速率的無線通訊。晶片結合天線包含折疊偶極天線以及貼片陣列天線,將做完整的測試。此晶片使用90奈米CMOS製程製作,發射機和接收機分別消耗183與103毫瓦,並使用0.43和0.68平方毫米的面積。測試在輸入長度為2^31 − 1之偽隨機碼下達到位元錯誤率小於10^−12的情況,使用折疊偶極天線在6公分的距離達到每秒15億位元的傳輸率;使用4乘3貼片陣列天線在61公分的距離達到每秒10億位元的傳輸率。此外本論文也設計了適用於覆晶封裝連結的天線,使得整個系統效能更為穩定。 | zh_TW |
dc.description.abstract | This thesis focuses on design of 60-GHz integrated circuits and antennas, which must be used for high-speed wireless transmission. Although such high frequency circuits only implemented in III-V compound semiconductor in the past, nowadays, gaining the advantage of Moore's law sustained, CMOS transistors with cut-off frequencies above 100 GHz turn out to be the best candidate for mm-Wave integrated circuits, for its familiar with digital circuits and integrated systems.
Design considerations for 60-GHz wireless transmission would be discussed first. Describe many challenges in design of mm-Wave circuits in silicon and interface. And then we would present a fully-integrated 60-GHz transceiver system with on-board antenna assembly. Incorporating on-off keying (OOK) modulation and low-cost antenna design, this prototype provides a low-power solution for several Gb/s wireless communications. The enhanced OOK modulator/demodulator obviates baseband and interface circuitry, revealing a compact solution. Two antenna structures, folded dipole and patch array, are employed to fully examine the performance. Connecting to chip with bond wires, we use some techniques to alleviate the impedance issues. This design is fabricated in digital 90-nm CMOS technology; the transmitter and the receiver consume 183 and 103 mW and occupy 0.43 and 0.68 mm^2, respectively. With folded dipole antenna, the transceiver demonstrates error-free operation (BER < 10−12) for 2^31 − 1 PRBS of 1.5 Gb/s over a distance of 6 cm. With 4 × 3 patch antenna arrays, the transceiver achieves error-free operation (BER < 10^−12) for 2^31 − 1 PRBS of 1 Gb/s over a distance of 61 cm. Finally, we also design the antenna on board suitable for flip-chip interconnections, which is convinced of more compact solution. | en |
dc.description.provenance | Made available in DSpace on 2021-06-15T01:33:47Z (GMT). No. of bitstreams: 1 ntu-98-R96943128-1.pdf: 8148592 bytes, checksum: c49d2e0c214620453ff204269fcd7fc1 (MD5) Previous issue date: 2009 | en |
dc.description.tableofcontents | 口試委員會審定書 #
摘要 i ABSTRACT ii CONTENTS iv LIST OF FIGURES vi LIST OF TABLES x Chapter 1 Introduction 1 1.1 Motivation 2 1.2 Thesis Organization 6 Chapter 2 Challenge of Millimeter Wave Integrated Circuit Design 7 2.1 Passive Devices 8 2.1.1 On-chip Inductor 9 2.1.2 On-chip Capacitor 11 2.2 Active Devices 13 2.3 Other Layout Parasitic Issues 17 Chapter 3 A 60-GHz Transceiver Architecture and Circuit Design 23 3.1 System Link Budget 24 3.2 Transmitter Blocks 26 3.2.1 VCO and Modulator 26 3.2.2 Power Amplifier 27 3.3 Receiver Blocks 29 3.3.1 LNA and Mixer 29 3.3.2 Demodulator 31 Chapter 4 Design and Implementation of Antenna 35 4.1 General Consideration 35 4.2 Design of 60-GHz Antenna with Wire Bonding 38 4.2.1 Folded Dipole Antenna 40 4.2.2 Microstrip Patch Antenna Array 43 4.3 Design of 60-GHz Antenna with Flip-chip Connection 48 Chapter 5 Measurement Results 54 5.1 Transmitter and Receiver Testing on Probe Station 55 5.2 Antenna Measurements 57 5.3 Overall Transceiver with Wireless Transmission 61 Chapter 6 Conclusion 65 Bibliography 66 | |
dc.language.iso | en | |
dc.title | 使用CMOS製作之低功耗毫米波無線通訊晶片與基板天線積體化設計 | zh_TW |
dc.title | A Low-Cost and Low-Power Integrated Millimeter-Wave Transceiver in CMOS with On-Board Antenna Assembly | en |
dc.type | Thesis | |
dc.date.schoolyear | 97-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 汪重光,盧信嘉 | |
dc.subject.keyword | 60-GHz,無線收發機,開關鍵移調變,微帶線平板天線,封裝整合天線, | zh_TW |
dc.subject.keyword | 60-GHz,Wireless transceiver,On-off keying (OOK),Microstrip antenna,Antenna in package (AiP), | en |
dc.relation.page | 72 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2009-07-20 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-98-1.pdf 目前未授權公開取用 | 7.96 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。