請用此 Handle URI 來引用此文件：
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/42999完整後設資料紀錄
| DC 欄位 | 值 | 語言 |
|---|---|---|
| dc.contributor.advisor | 施吉昇 | |
| dc.contributor.author | HsingYing Ho | en |
| dc.contributor.author | 何信瑩 | zh_TW |
| dc.date.accessioned | 2021-06-15T01:32:12Z | - |
| dc.date.available | 2010-08-14 | |
| dc.date.copyright | 2009-08-14 | |
| dc.date.issued | 2009 | |
| dc.date.submitted | 2009-07-20 | |
| dc.identifier.citation | [1] Tung-Chien Chen, Shao-Yi Chien, Yu-Wen Huang, Chen-Han Tsai, Ching-Yeh Chen, To-Wei Chen, Liang-Gee Chen, “Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder,” in IEEE Trans. Circuits Syts. Video Technol, vol. 16, pp. 673–688, June 2006.
[2] Texas Instruments, “DVEVM Getting Started Guide,” March 2007. Literature Number SPRUE66C. [3] ISO/IEC11172, “Information technology - coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbit/s,” 1993. [4] JTV of ISO/IEC MPEG & ITU-T VCEG, “Draft ITU-T recommendation H.264 final draft international standard quarter496-10 advanced video coding.”ISO/IEC/JTC1/SC29/WG11 and ITU-T SG16/Q.6, May 2003. [5] ISO/IEC14496-10, “Report of the formal verification tests on AVC.”MPEG2003/N6231, December 2003. [6] Ralf Sch fer, Thomas Wiegand and Heiko Schwarz, “The emerging H.264/AVC standard,” January 2003. Heinrich Hertz Institute, Berlin, Germany. [7] Axis Communications, “H.264 video compression standard: New possibilities within video surveillance,” [8] ATI Technologies Inc., “Introduction to H.264,” 2005. [9] ISO/IEC quarter496-2, “Information technology coding of audio-visual objects -Part 2: Visual,” 2001. [10] Fraunhofer Institut Nachrichtentechnik Heinrich-Hertz-Institut, “H.264 Reference Software JM12.4,” Oct. 2007. [11] Yu-Wen Huang, Chen-Han Tsai, Liang-Gee Chen, “Parallel global elimination algorithm and architecture design for fast block matching motion estimation,” in ICASSP, vol. 5, pp. V – 153–6, May 2004. [12] Z.B. Chen, P. Zhou, and Y. He, “Fast integer pel and fractional pel motion estimation for JVT,” in JVT-F017, 6th meeting: Awaji, Japan, 2002. [13] Chang, A.,Wong, P.H.W., Yeung, Y.M., Au, O.C., “Fast integer motion estimation for H.264 video coding standard,” in Multimedia and Expo, 2004. ICME ’04. 2004 IEEE International Conference, vol. 1, pp. 289–292, June 2004. [14] C.Y.Chen, S.Y.Chien, Y.W.Huang, T.C.Chen, T.C.Wa ng , L.G.Chen, “Analysis and Architecture Design of Variable Block-size Motion Estimation for H.264/AVC,”in IEEE,Transactions on Circuit and System-I:Regular papers, vol. 53, pp. 578–593, March 2006. [15] L.Zhang, W.Gao, “Reusable architecture and complexity-controllable algorithm for the integer/fractional motion estimation of H.264,” in IEEE Trans. Consumer Electronics, vol. 53, pp. 749–756, May 2007. [16] Chun-Gan Peng, Dun-Shan Yu, Xi-Xin Cao, Shi-Min Sheng, “Efficient VLSI Design and Implementation of Integer Motion Estimation for H.264 SDTV Encoder,”in Solid-State and Integrated Circuit Technology, ICSICT apos, pp. 2019 – 2021, Oct.2006. [17] Tung-Chien Chen, Yu-Han Chen, Sung-Fang Tsai, Shao-Yi Chien, Liang-Gee Chen, “Fast Algorithm and Architecture Design of Low-Power Integer Motion Estimation for H.264/AVC,” in Circuits and Systems for Video Technology, IEEE Transactions, vol. 17, pp. 568–577, May 2007. [18] Iain Richardson, H.264 and MPEG-4 Video Compression Video Coding for Next-Generation Multimedia: Video Coding for Next-generation Multimedia. WileyBlackwell,2003. [19] Joint Video Team, “H.264/MPEG-4 AVC,” May 2003. [20] T. Koga, K. Iinuma, A. Hirano, Y. Iijima, and T. Ishiguro, “Motion compensated interframe coding for video conferencing,” in Proc. NTC 81, New Orleans, LA, pp. C9.6.1–9.6.5, Nov./Dec 1981. [21] R. Li, B. Zeng, and M.L. Liou, “A New Three-Step Search Algorithm for Block Motion Estimation,”in IEEE Trans. Circuits and Systems for Video Technology, vol. 4, pp. 438–442, Aug. 1994. [22] L.-P. Chau and X. Jing, “Efficient Three-Step Search Algorithm for Block Motion Estimation in Video Coding,” in Proc. IEEE Int. Conf. Acoustics, Speech, and Signal Processing 2003 (ICASSP ’03), pp. 421–424, April 2003. [23] C. Zhu and K.-K. Ma,“A new diamond search algorithm for fast block matching motion estimation,” in IEEE. Trans. Image Process, vol. 9, pp. 287–290, Feb. 2000. [24] J.Y. Tham, S. Ranganath, M. Ranganath, “A Novel Unrestricted Center-Biased Diamond Search Algorithm for Block Motion Estimation,” in IEEE Trans. Circuits and Systems for Video Technology, vol. 8, pp. 369–377, Aug. 1998. [25] C.-H. Cheung and L.-M. Po, “A Novel Cross-Diamond Search Algorithm for Fast Block Motion Estimation,”in IEEE Trans. Circuits and Systems for Video Technology, vol. 12, pp. 1168–1177, Dec. 2002. [26] Z. Chen, J. Xu, Y. He, and J. Zheng, “Fast integer-pel and fractional-pel motion estimation for H.264/AVC,” in J. Vis. Commun. Image Represent, vol. 17, pp. 264–290, Apr. 2006. [27] A. M. Tourapis, O. C. Au, and M. L. Liou, “Highly efficient predictive zonal algorithms for fast block-matching motion estimation,” in IEEE Trans. Circuits Syst. Video Technol., vol. 12, pp. 964–947, Oct. 2002. [28] C.Y. Kao,H.C. Kuo, Y.L. Lin, “High Performance Fractional Motion Estimation and Mode Decision for H.264/AVC,” in Multimedia and Expo, 2006 IEEE International Conference, no. 9-12, pp. 1241 – 1244, JULY 2006. [29] C. Zhu, W.-S. Qi, and W. Ser,, “Predictive fine granularity successive elimination for fast optimal block matching motion estimation,” in IEEE Trans. Image Process,vol. 14, pp. 213–221, 2005. [30] Li Ke, Jia Kebin, Xie Jing, Wang Yan, “Design and Optimization of H.264 Video Encoder on DSP Platform,” in Innovative Computing, Information and Control, ICICIC apos, pp. 541 – 541, Sept. 2007. [31] Texas Instruments, “TMS320DM642 Video/Imaging Fixed-Point Digital Signal Processor,” July 2002. Literature Number SPRZ196. [32] Kant, S., Mithun, U., Gupta, P.S.S.B.K., “Real time H.264 video encoder implementation on a programmable DSP processor for videophone applications,” in Consumer Electronics, ICCE ’06. Digest of Technical Papers, pp. 93–94, Jan. 2006. [33] Blackfin, “ADSP-BF561: Blackfin Symmetric Multi-Processor for Consumer Multimedia,”August 2003. http://www.analog.com/en/embedded-processingdsp/ blackfin/adsp-bf561/processors/product.html. [34] Blackfin, “Blackfin Processor Instruction Set Reference,” March 2003. [35] Alvarez, M., Salami, E., Ramirez, A., Valero, M,“A Performance Characterization of High Definition Digital Video Decoding using H.264/AVC,”in Proc. IEEE Int. Workload Characterization Symposium, pp. 24–33, 2005. [36] Almasi, G.S. and A. Gottlieb, Highly Parallel Computing. Benjamin-Cummings publishers, Redwood City, CA, 1989. [37] R. H. Ofer Hadar, Ron Shmueli and M. Huber, “Effects of compression parameters on the perceived quality of video stream over a lossy internet protocol network,”in Society of Photo-Optical Instrumentation Engineers, Sep. 2006. [38] Texas Instruments, “TMS320DM6446 Digital Media System-on-Chip,” March 2007. Literature Number SPRS238E. [39] Texas Instruments, “TMS320C64x DSP CPU and Instruction Set and Reference Guide,” July 2007. Literature Number SPRU732D. [40] ARM, “ARM926EJ-S Technical Reference Manual,” January 2004. [41] Texas Instruments, “TMS320DM644x DMSoC DSP Subsystem Reference Guide,”March 2007. Literature Number SPRUE15. [42] Texas Instruments, “DSP/BIOS Kernel Technical Overview,” August 2001. Literature Number SPRA780. [43] Fraunhofer Institut Nachrichtentechnik Heinrich-Hertz-Institut, “H.264/avc jm reference software.” http://iphome.hhi.de/suehring/tml/. [44] Laurent Aimar, Loren Merritt, Eric Petit, Min Chen, Justin Clay, Radek Czyz, Christian Heine, Alex Izvorski, and Alex Wright, “x264,” 2005. http://www.videolan.org/developers/x264.html. [45] MSU Graphics & Media Lab (Video Group), “Fourth Annual MSU MPEG-4 AVC/H.264 Video Codec Comparison,” Dec. 2007. [46] Loren Merritt, “X264: A HIGH PERFORMANCE H.264/AVC ENCODER .” | |
| dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/42999 | - |
| dc.description.abstract | H.264 is one of the latest block-oriented motion estimation based video coding standards. It provides much better image quality and compression ratio with the large increment of computational complexity compared to previous coding standards. How to take the balance between coding quality and efficiency becomes an important issue. In this thesis, we target on the characteristic of parallelism of H.264 encoder for achieving higher throughput with the architecture of heterogeneous multi-core SoCs and design a PSNR-based algorithm which takes care of the image coding quality. Since the high complexity of motion estimation, it adopts function partition parallelism and separates the encoder from motion estimation module and other function modules. The PSNR-based algorithm controls the parameters which affect the image coding quality with the pipelined scheduling for H.264 encoder. With these mechanisms, we enhance the coding throughput by pipelined design with the architecture of heterogeneous multi-core system and keeps the coding quality with the PSNR-based algorithm. When compared to other fast algorithms for H.264 encoder, the result shows that the PSNR-based algorithm with pipelined scheduling achieves about 1.6 times of speed up in coding throughput and keeps the coding quality. | en |
| dc.description.provenance | Made available in DSpace on 2021-06-15T01:32:12Z (GMT). No. of bitstreams: 1 ntu-98-R95922094-1.pdf: 499352 bytes, checksum: 5062f61eff247efc70683f45b0ece025 (MD5) Previous issue date: 2009 | en |
| dc.description.tableofcontents | List of Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . viii
List of Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ix List of Algorithms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . x Chapter 1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1.1 Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1.2 Objectives and Contributions . . . . . . . . . . . . . . . . . . . . . . . . . 3 1.3 Thesis Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Chapter 2 Background and RelatedWork . . . . . . . . . . . . . . . . . . . . . . 6 2.1 H.264/AVC Encoder . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2.1.1 Motion Estimation and Compensation . . . . . . . . . . . . . . . . 9 2.2 RelatedWorks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Chapter 3 PSNR Enhancement Adaptive QP Algorithm . . . . . . . . . . . . . 14 3.1 Function Partition Parallelism and Data Partition Parallelism . . . . . . . 14 3.2 Observation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 3.3 Problem Definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 3.3.1 Macroblock Level Pipelined Scheduling . . . . . . . . . . . . . . . 20 3.3.2 Problem Definition . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 3.4 PSNR Enhancement with Adaptive QP Algorithm . . . . . . . . . . . . . 24 Chapter 4 System Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 4.1 Hardware Platform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 4.1.1 ARM Subsystem . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 4.1.2 DSP Subsystem . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 4.2 Operating System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 4.2.1 Operating System on DSP Core - DSP/BIOS . . . . . . . . . . . . 38 Chapter 5 Performance Evaluation . . . . . . . . . . . . . . . . . . . . . . . . . . 39 5.1 Experiment Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 5.2 Experimental Result and Analysis . . . . . . . . . . . . . . . . . . . . . . 40 5.2.1 Evaluation of Throughput . . . . . . . . . . . . . . . . . . . . . . . 40 5.2.2 Evaluation of Coding Quality . . . . . . . . . . . . . . . . . . . . . 41 5.3 Analysis of JM reference software and x264 . . . . . . . . . . . . . . . . . 42 Chapter 6 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 6.1 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 | |
| dc.language.iso | en | |
| dc.subject | 異質多核心系統 | zh_TW |
| dc.subject | H.264 | zh_TW |
| dc.subject | PSNR | zh_TW |
| dc.subject | 動態補償 | zh_TW |
| dc.subject | 管線 | zh_TW |
| dc.subject | 平行處理 | zh_TW |
| dc.subject | H.264 | en |
| dc.subject | heterogeneous multi-core system | en |
| dc.subject | parallel execution | en |
| dc.subject | pipelining | en |
| dc.subject | Motion estimation | en |
| dc.subject | PSNR | en |
| dc.title | H.264視訊編碼之PSNR品質提升與可適性並行排程之設計 | zh_TW |
| dc.title | PSNR Enhancement with adaptive pipelined scheduling for H.264 encoder | en |
| dc.type | Thesis | |
| dc.date.schoolyear | 97-2 | |
| dc.description.degree | 碩士 | |
| dc.contributor.oralexamcommittee | 洪士灝,薛智文,簡韶逸 | |
| dc.subject.keyword | H.264,PSNR,動態補償,管線,平行處理,異質多核心系統, | zh_TW |
| dc.subject.keyword | H.264,PSNR,Motion estimation,pipelining,parallel execution,heterogeneous multi-core system, | en |
| dc.relation.page | 48 | |
| dc.rights.note | 有償授權 | |
| dc.date.accepted | 2009-07-20 | |
| dc.contributor.author-college | 電機資訊學院 | zh_TW |
| dc.contributor.author-dept | 資訊工程學研究所 | zh_TW |
| 顯示於系所單位： | 資訊工程學系 | |
文件中的檔案：
| 檔案 | 大小 | 格式 | |
|---|---|---|---|
| ntu-98-1.pdf 未授權公開取用 | 487.65 kB | Adobe PDF |
系統中的文件，除了特別指名其著作權條款之外，均受到著作權保護，並且保留所有的權利。