請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/41330
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 胡振國 | |
dc.contributor.author | Chia-Hua Chang | en |
dc.contributor.author | 張嘉華 | zh_TW |
dc.date.accessioned | 2021-06-15T00:15:56Z | - |
dc.date.available | 2014-07-14 | |
dc.date.copyright | 2009-07-14 | |
dc.date.issued | 2009 | |
dc.date.submitted | 2009-06-09 | |
dc.identifier.citation | [1] Alejandro L. Briseno, Stefan C. B. Mannsfeld, Mang M. Ling, Shuhong Liu, Ricky J. Tseng, Colin Reese, Mark E. Roberts, Yang Yang, Fred Wudl, and Zhenan Bao, “Patterning organic single-crystal transistor arrays,” Nature Lett., Vol 444, no. 14, pp. 913-917, Dec. 2006.
[2] S. I. Hsieh, H. T. Chen, Y. C. Chen, C. L. Chen, J. X. Lin, and Y. C. King, “Reliability and Memory Characteristics of Sequential Laterally Solidified Low Temperature Polycrystalline Silicon Thin Film Transistors with an Oxide–Nitride–Oxide Stack Gate Dielectric,” Japanese Journal of Applied Physics, vol. 45, no. 4B, pp. 3154–3158, 2006. [3] S. Higashi, D. Abe, Y. Hiroshima, K. Miyashita, T. Kawamura, S. Inoue, and T. Shimoda, “High-Quality SiO2/Si Interface Formation and Its application to Fabrication of Low-Temperature-Processed Polycrystalline Si Thin-Film Transistor,” Japanese Journal of Applied Physics, vol. 41, no. 6A, pp. 3646–3650, 2002. [4] S. Sivoththaman, P. D. Schepper, W. Laureys, J. F. Nijs, and R. P. Mertens, “Improving Low-Temperature APCVD SiO2 Passivation by Rapid Thermal annealing for Si Devices,” IEEE Electron Device Lett., vol. 19, no. 12, pp. 505-507, Dec. 1998. [5] L. Pichon, F. Raoult, and O. Bonnaud, “Comparison of the low temperature (≦600 ℃) polysilicon thin film transistors (TFTs) with two kinds of gate dielectrics,” Materials Chemistry and Physics, vol. 39, pp. 313-316, 1995. [6] D. Brassard, L. Ouellet, and M. A. El Khakani, “Room-Temperature Deposited Titanium Silicate Thin Films for MIM Capacitor Applications,” IEEE Electron Device Lett., vol. 28, no. 4, pp. 261-263, April 2007. [7] K. M. Chang, W. C. Yang, and C. P. Tsai, “Performance and Reliability of Low-Temperature Polysilicon TFT With a Novel Stack Gate Dielectric and Stack Optimization Using PECVD Nitrous Oxide Plasma,” IEEE Trans. on Electron Devices, vol. 51, no. 1, pp. 63-67, January 2004. [8] G. D. Wilk, R. M. Wallace, and J. M. Anthony, “High-k gate dielectrics: Current status and materials properties considerations,” Journal of Applied Physics, vol. 89, no. 10, pp. 5243–5275, 2001. [9] S. H. Lo, D. A. Buchanan, Y. Taur, and W. Wang, “Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's ,” IEEE Electron Device Lett, vol. 18, pp. 209-211, 1997. [10] J. H. Stahis and D. J. DiMaria, “Reliability projection for ultra-thin oxides at low voltage,” IEDM Tech. Dig., pp.167-170, 1998. [11] Gordon E. Moore, “No Exponential is Forever: But “Forever” Can Be Delayed,” IEEE International Solid-State Circuits Conference, 2003. [12] J. Robertson, “Band offsets of wide-band-gap oxides and implications for future electronic devices,” Journal of Vacuum Science Technology, B 18, pp. 1785-1791, 2000. [13] J. Robertson, “Electronic Structure and Band Offsets in High K oxides,” IWGI, pp. 76-77, 2001. [14] S. H. K. Park, J. Oh, C. S. Hwang, J. I. Lee, Y. S. Yang, and H. Y. Chu, “Ultrathin film encapsulation of an OLED by ALD,” Electrochem. Solid-State Lett., vol. 8, pp. H21-H23, 2005. [15] J. W. Lim and S. J. Yun, “Electrical properties of alumina films by plasma-enhanced atomic layer deposition,” Electrochem. Solid-State Lett., vol. 7, pp. F45-F48, 2004. [16] Y. W. Choi, I. D. Kim, H. L. Tuller, and A. I. Akinwande, “Low-voltage Organic Transistors and Depletion-Load Inverters with High-k Pryochlore BZN Gate Dielectric on Polymer Substrate,” IEEE Transactions on Electron Devices, vol. 52, no. 12, pp. 2819-2824, December 2005. [17] G. Contoux, F. Cosset, A. Celerier, and J. Machet, “Deposition process study of chromium oxide thin films obtained by d.c. magnetron sputtering,” Thin solid films, vol. 292, pp. 75-84, 1997. [18] K. Choi, D. K. Hwang, K. Lee, J. H. Kim, and S. Im, “Pentacene Thin-Film Transistors with Polymer/TiOx Double-Layer Dielectrics Operating at 3V,” Electrochem. Solid-State Lett., vol. 10(3), pp. H114-H116, 2007. [19] M. Kundu, N. Miyata, and M. Ichikawa, “Study of ultrathin Al2O3/Si(001) interfaces by using scanning reflection electron microscopy and x-ray photoelectron spectroscopy,” Applied Physics Letters, vol. 78, pp. 1517-1519, 2001. [20] O. Buiu, Y. Lu, I.Z. Mitrovic, S. Hall, P. Chalker, R.J. Potter, “Spectroellipsometric assessment of HfO2 thin films,” Thin Solid Films, vol. 515, pp. 623-626, 2006. [21] K. J. Hubbard and D. G. Schlom, “Thermodynamic stability of binary oxides in contact with silicon,” Journal of Material Research, vol. 11, pp. 2757, 1996. [22] S. K. Kim, S. W. Lee, C. S. Hwang, Y. S. Min, J. Y. Won, and J. Jeong, “Low Temperature (<100 ℃) Deposition of Aluminum Oxide Thin Films by ALD with O3 as Oxidant,” Journal of the Electrochemical Society, vol. 153, pp. F69-F76, 2006. [23] Z. Jin, H. S. Kwok, and M. Wong, “High-Performance Polycrystalline SiGe Thin-film Transistors Using Al2O3 Gate Insulators,” IEEE Electron Device Lett., vol. 19, no. 12, pp. 502-504, Dec. 1998. [24] X. Song, C. G. Takoudis, “Cyclic Chemical-Vapor-Deposited TiO2/Al2O3 Film Using Trimethyl Aluminum, Tetrakis (diethylamino) titanium, and O2,” Journal of the Electrochemical Society, vol. 154(8), pp. G177-G182, 2007. [25] C. P. Lein, B. Y. Tsui, M. J. Yang, R. H. Huang, and C. H. Chien, “High-Performance Poly-Silicon TFTs Using HfO2 Gate Dielectric,” IEEE Electron Device Lett., vol. 27, no. 5, pp. 360-363, May 2006. [26] Q. Luo, I. D. Cernatescu, R. L. Snyder, W. S. Rees, Jr., D. W. Hess, “Comparison of Nitrided HfO2 Films Deposited in O2 and N2O by Direct Liquid Injection CVD,” Journal of the Electrochemical Society, vol. 153(1), pp. F1-F7, 2006. [27] K. Ramani, C. R. Essary, S. Y. Son, V. Craciun, and R. K. Singh, “Low temperature nitrogen incorporation method for enhanced electrical properties in hafnia based gate dielectrics,” Applied Physics Letters, vol. 89, pp. 242902, 2006. [28] Z. Xiong, H. Liu, C. Zhu, and J. K. O. Sin, “Characteristics of High-k Spacer Offset-Gated Polysilicon TFTs,” IEEE Transactions on Electron Devices, vol. 51, no. 8, pp. 1304-1308, August 2004. [29] T. Nishibe, “Low-temperature poly-Si TFT by excimer laser annealing,” in Proc. Mater. Res. Soc. Symp., 2001, vol. 685E, pp. D6.1.1-D6.1.5. [30] J. K. Lee, J. B. Choi, S. M. Seo, C. W. Han, and H. S. Soh, “The application of tetraethooxysilane(TEOS) oxide to a-Si: H TFTs as the gate insulator,” in SID Tech. Dig., vol. 29, 1998. [31] Zhonghe Jin, Hoi S. Kwok, and Man Wong, “High-Performance Polycrystalline SiGe Thin-Film Transistors Using Al O Gate Insulators,” IEEE Electron Device Lett., vol. 19, pp. 502-504, 1998. [32] C. Hobbs, H. Tseng, K. Reid, B. Taylor, L. Hebert, R. Garcia, R. Hegde, J. Grant, D. Gilmer, A. Franke, V. Dhandapani, M. Azrak, L. Prabhu, R. Rai, S. Bagchi, J. Conner, S. Backer, F. Dumbuya, B. Nguyen, and P. Tobin, “80 nm poly-Si gate CMOS with HfO2 gate dielectric,” in Tech. Dig. Int. Electron Devices Meet., 2001, pp.30.1.1-30.1.4. [33] Masaomi Yamaguchi, Tsunehisa Sakoda, Hiroshi Minakata, Shiqin Xiao, Yusuke Morisaki, Kazuto Ikeda, and Yasuyoshi Mishima, “Formation of HfSiON/SiO2/Si-Substrate Gate Stack With Low Leakage Current for High-Performance High-k MISFETs,” IEEE Trans. Electron Devices, vol. 53, pp. 923-925, April 2006. [34] Hikaru Kobayashi, Asuha, Osamu Maida, Masao Takahashi, and Hitoo Iwasa, “Nitric Acid Oxidation of Si to form ultrathin silicon dioxide layers with a low leakage current density,” J. Appl. Phys., vol. 94, pp. 7328-7335, Nov 2003. [35] C. A. Dimitriadis, P. Coxon, L. Dozsa, L. Papaddimitrious, and N. Economou, “Performance of Thin-Film Transistors on Polysilicon Films Grown by Low-Pressure Chemical Vapor Deposition at Various Pressures,” IEEE Trans. Electron Devices, vol. 39, pp. 598-606, Mar. 1992. [36] Arnost Neugroschel, Gennadi Bersuker, Rino Choi, and Byoung Hun Lee, “Threshold voltage instabilities in high-k gate dielectric stacks,” IEEE Trans. Device Mater. Rel., vol. 8, no. 1, pp. 47–61, Mar. 2008. [37] V. G. Marathe, N. Chandani, N. DasGupta, “Effect of oxidation temperature on the quality and reliability of ultrathin gate oxide,” Thin Solid Films, vol. 504, pp. 126-128, 2006. [38] Binsu J. Kailath, Amitava DasGupta, and Nandita DasGupta, “Electrical and Reliability Characteristics of MOS Devices With Ultrathin SiO2 Grown in Nitric Acid Solutions,” IEEE Trans. Device Mater. Rel., vol. 7, no. 4, pp. 602–610, Dec. 2007. [39] R. Paily, A. DasGupta, and N. DasGupta, “Improvement in electrical characteristics of ultrathin thermally grown SiO2 by selective anodic oxidation,” IEEE Electron Device Lett., vol. 23, no. 12, pp. 707–709, Dec. 2002. [40] M. J. Jeng and J. G. Hwu, “Thin-gate oxides prepared by pure water anodization followed by rapid thermal densification,” IEEE Electron Device Lett., vol. 17, no. 12, pp. 575–577, Dec. 1996. [41] H.T. Lue, C.Y. Liu and T.Y. Tseng, “An improved two-frequency method of capacitance measurement for SrTiO3 as high-k gate dielectric,” IEEE Electron Device Lett., vol. 23, pp.553-555, Sep. 2002. [42] K. Yang, Y. C. King, and C. Hu, “Quantum effect in oxide thickness determination from capacitance measurement,” in VLSI Symp. Tech. Dig., 1999, pp. 77–78. [43] R. Jha, J. Gurganos, Y.H. Kim, R. Choi, J. Lee and V. Misra, “A Capacitance Based Methodology for Extracting Work Function of Metal Electrodes on High-K Dielectrics,” IEEE Electron Device Lett., vol. 25, no. 6, pp. 420–424, June 2004. [44] G. D. Wilk, M. L. Green, M. Y. Hot, B. W. Busch, T. W. Sorsch, F. P. Klemens, B. Brijs, R. B. van Dover, A. Komblit, T. Gustafsson, E. Garfunkel, S. Hillenius, D. Monroe, P. Kalavade, and J. M. Hergenrother, “Improved film growth and flatband voltage control of ALD HfO2 and Hf-Al-O with n+/ poly-Si gates using chemical oxides and optimized post-annealing,” in VLSI Symp. Tech. Dig., 2002, pp. 88-89. [45] D. Heh, C. D. Young, G. A. Brown, P. Y. Hung, A. Diebold, and G. Bersuker, “Spatial distribution of trapping centers in HfO2/SiO2 gate stacks,” Appl. Phys. Lett., vol. 88, pp. 152907, 2006. [46] G. Bersuker, J. Barnett, N. Moumen, B. Foran, C. D. Young, P. Lysaght, J. Peterson, B. H. Lee, P. M. Zeitzoff, and H. R. Huff, “Interfacial layer-induced mobility degradation in high-k transistors,” Jpn. J. Appl. Phys., vol. 43, pp. 7899-7902, 2004. [47] Shimpei Tsujikawa and Jiro Yugami, “Evidence for Bulk Trap Generation During NBTI Phenomenon in pMOSFETs With Ultrathin SiON Gate Dielectrics,” IEEE Trans. Electron Devices, vol. 53, no. 1, Jan. 2006. [48] P. E. Nicollian, M. Rodder, D. T. Grider, P. Chen, R. M.Wallace, and S. V. Hattangady, “Low voltage stress-induced-leakage-current in ultrathin gate oxides,” in Proc. Int. Reliability Physics Symp., 1999, pp. 400–404. [49] E. H. Nicollian and J. R. Brews, MOS Physics and Technology. New York: Wiley, 1982. [50] Ernest Y. Wu, W.W. Abadeer, Liang-Kai Han, Shin-Hsien Lo, and Gary R. Hueckel, “Challenges for Accurate Reliability Projections in the Ultra-Thin Oxide Regime,” in Proc. Int. Reliability Physics Symp., 1999, pp. 57-65. [51] A. Kerber, E. Cartier, L. Pantisano, R. Degraeve, T. Kauerauf, Y. Kim, G. Groeseneken, H. E. Maes, and U. Schwalke, “Origin of the threshold voltage instability in SiO2/HfO2 dual layer gate dielectrics,” IEEE Electron Device Lett., vol. 24, pp. 87-89, 2003. [52] G. Xu, N. Kitano, N. Yokokawa, A. Kumagai, H. Zhang, K. Ishibashi, and M. Ikemoto, “Effects of post-deposition treatment on electrical properties of RS-CVD SiO film,” AMLCD, pp. 115–118, 2002. [53] S. W. Lee, E. Kim, S. S. Han, H. S. Lee, D. C. Yun, K. M. Lim, M. S. Yang, and C. D. Kim, “Improved Reliability of Low-Temperature Polysilicon TFT by Post-Annealing Gate Oxide,” IEEE Electron Device Lett., Vol. 24, pp. 174-176, 2003. [54] C. F. Yeh, Darren C. Chen, C. Y. Lu, C. Liu, S. T. Lee, C. H. Liu and T. J. Chen, “Highly Reliable Liquid-Phase Deposited SiO, with Nitrous Oxide Plasma Post-Treatment for Low Temperature Processed Poly-Si TFT's,” IEDM Tech. Dig., pp. 10.6.1-10.6.4, 1998. [55] Chao-Sung Lai,z Chia-Ming Yang, and Tseng-Fu Lu, “pH Sensitivity Improvement on 8 nm Thick Hafnium Oxide by Post Deposition Annealing” Electrochem. Solid-State Lett., vol. 9, pp. G90-G92, 2006. [56] Y. C. Chen, C. Y. Lee, and J. G. Hwu, “Ultra-thin gate oxide prepared by alternative current anodization of silicon followed by rapid thermal anneal,” Solid-State Electron, vol. 45, pp. 1531-1536, 2001. [57] Sorab K. Ghandhi, VLSI Fabrication Principles, 2nd ed., Wiley-Interscience, pp. 487-495, 1994. [58] S. Moller, C. Perlov, W. Jackson, C. Taussig, and S. R. Forrest, “A polymer/semiconductor write-once read-many-times memory,” Nature (London), vol. 426, pp. 166-169, 2003. [59] R. Martins, P. Barquinha, L. Pereira, N. Correia, G. Goncalves, I. Ferreira, E. Fortunato, “Write-erase and read paper memory transistor,” Applied Physics Letters, vol. 93, 203501, 2008. [60] H. Tokioka, M. Agari, M. Inoue, T. Yamamoto, H. Murai, and H. Nagata, “Low-power-consumption TFT-LCD with dynamic memory embedded in the pixels,” Journal of the Society for Information Display, vol. 10, pp. 123-126, 2002. [61] P. Barquinha, L. Pereira, G. Gonçalves, R. Martins, and E. Fortunato, “Toward High-Performance Amorphous GIZO TFTs,” Journal of the Electrochemical Society, vol. 156, pp. H161-H168, 2009. [62] H. Ueno, Y. Sugawara, H. Yano, T. Hatayama, Y. Uraoka, T. Fuyuki, and T. Serikawa, “Reliability of lowtemperature polycrystalline silicon thin-film transistors with ultrathin gate oxide,” Japanese Journal of Applied Physics, vol. 46, pp. 4021–4027, 2007. [63] B. V. Kashvan and H. C. Lin, “MONOS memory element,” IEDM Tech. Dig., 140-143, 1968. [64] K. Yoneda, R. Yokoyama, and T. Yamada, “Development trends of LTPS TFT LCDs for mobile applications,” Symp. VLSI Circuits, pp. 85-90, 2001. [65] J. R Hwang, T. L. Lee, H. C. Ma, T. C. Lee, T. H. Chung, C. Y. Chang, S. D. Liu, B. C. Perng, J. W. Hsu, M. Y. Lee, C. Y. Ting, C. C. Huang, J. H. Wang, J. H. Shieh, F. L. Yang, ” 20 nm gate bulk-FinFET SONOS flash,” IEDM Tech. Digest, pp. 154-157, 2005. [66] G. D. Wilk, R. M. Wallace, and J. M. Anthony, “Hafnium and Zirconium Silicates for Advanced Gate Dielectrics,” Journal of Applied Physics, vol. 87, pp. 484-492, 2000. [67] J. C. Lee, S. J. Oh, M. Cho, C. S. Hwang, and R. Jung, “Chemical structure of the interface in ultrathin HfO2/Si films,” Applied Physics Letters, vol. 84, pp. 1305-1307, 2004. [68] D. Shahrjerdi, N. Nuntawong, G. Balakrishnan, D. I. Garcia-Gutierrez, A. Khoshakhlagh, E. Tutuc, D. Huffaker, J. C. Lee, and S. K. Banerjee, “Fabrication and characterization of metal-oxide-semiconductor GaAs capacitors on Ge/Si1−xGex/Si substrates with Al2O3 gate dielectric,” J. Vac. Sci. Technology B, vol. 26, pp. 1182-1186, 2008. [69] T. Sugizaki, M. Kobayashi, M. Ishidao, H. Minakata, M. Yamaguchi, Y. Tamura, Y. Sugiyama, T. Nakanishi, and H. Tanaka, “Novel multi-bit SONOS type flash memory using a high-k charge trapping layer,” VLSI Symp. Tech. Digest, 27, 2003. [70] L. Pereira, P. Barquinha, E. Fortunato, R. Martins, D. Kang, C.J. Kim, H. Lim, I. Song, Y. Park, “High k dielectrics for low temperature electronics,” Thin Solid Films, vol. 516, pp. 1544-1548, 2008. [71] C. H. Lee, K. I. Choi, M. K. Cho, Y. H. Song, and K. C. Park, “Novel SONOS Structure of SiO2/SiN/Al2O3 with TaN Metal Gate for Multi-Giga bit flash memory,” IEDM Tech. Dig., pp. 26.5.1-26.5.4, 2003. [72] H. Gruger, Ch. Kunath, E. Kurth, S. Sorge, W. Pufe, T. Pechstein, “High quality r.f. sputtered metal oxides (Ta2O5, HfO2) and their properties after annealing,” Thin Solid Films, vol. 447-448, pp. 509-515, 2004. [73] C. Maunoury, K. Dabertrand, E. Martinez, M. Saadoune, D. Lafond, F. Pierre, O. Renault, S. Lhostis, P. Bailey, T. C. Q. Noakes, and D. Jalabert, ” Chemical interface analysis of as grown HfO2 ultrathin films on SiO2,” Journal of Applied Physics, vol. 101, pp. 034112, 2007. [74] T. S. Lay, S. C. Chang, G. J. Din, C. C. Yeh, W. H. Hung, W. G. Lee, J. Kwo, and M. Hong, “Depth-profiling the electronic structures at HfO2/Si interface grown by molecular beam epitaxy,” J. Vac. Sci. Technology B, vol. 23, pp. 1291-1293, 2005. [75] K. H. Habig, “Chemical vapor deposition and physical vapor deposition coatings: Properties, tribological behavior, and applications,” J. Vac. Sci. Technology A, vol. 4, pp. 2832-2843, 1986. [76] Z. H. Chen, S. W. Huang, and J. G. Hwu, “Electrical characteristics of ultra-thin gate oxides (less than or equal 3 nm) prepared by direct current superimposed with alternating-current anodization,” Solid State Electronics, vol. 48, pp. 23-28, 2004. [77] B. J. Kailath, A. DasGupta, and N. DasGupta, “Electrical and Reliability Characteristics of MOS Devices With Ultrathin SiO2 Grown in Nitric Acid Solutions,” IEEE Trans. Dev. and Mater. Reliability, vol. 7, pp. 602-610, 2007. [78] S. M. Sze, Physics of semiconductor devices, Wiley, 1981. [79] Y. N. Xu and W. Y. Ching, “Self-consistent band structures, charge distributions, and optical-absorption spectra in MgO, α-Al2O3, and MgAl2O4,” Phys. Rev. B, vol. 43, pp. 4461-4472, 1991. [80] N. Szydlo and P. Poirier, “Internal Photoemission Measurements in A Metal- A12O3-system,” Journal of Applied Physics, vol. 45, pp. 4880-4882, 1971. [81] D. J. Dimaria, E. Cartier, and D. Arnold, “Impact ionization, trap creation, degradation, and breakdown in silicon dioxide films on silicon,” Journal of Applied Physics, vol. 73, pp. 3367-3384, 1993. [82] H. Takeuchi, H. Y. Wong, D. Ha, and T. J. King, “Impact of oxygen vacancies on high-k gate stack engineering,” IEDM Tech. Dig., pp. 829-832, 2004. [83] E. Cartier, B. P. Linder, V. Narayanan, and V. K. Paruchuri, “Fundamental understanding and optimization of PBTI in nFETs with SiO2/HfO2 gate stack,” IEDM Tech. Dig., pp. 57-, 2006. [84] J. G. Hwu and W. S. Wang, “Direction indication of lateral nonuniformities of MOS capacitors from the negative equivalent interface trap density based on charge-temperature technique,” Appl. Phys. A, Solids Surf., vol. 40, no. 1, pp. 41–46, May 1986. [85] S. Z. Huang and J. G. Hwu, “Lateral Nonuniformity of Effective Oxide Charges in MOS Capacitors with Al2O3 Gate Dielectrics,” IEEE Trans. Electron Devices, vol. 53, no. 7, pp. 1608-1614, July 2006. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/41330 | - |
dc.description.abstract | 近年來,由於顯示器使用之玻璃基板,以及軟性電子之可撓性基板,需要將製程溫度控制在低溫環境下,使得以低溫成長之高品質閘極絕緣層技術受到高度重視。而隨著元件製程技術的持續進步,使用在元件中的閘極介電層厚度也快速降低,造成直接穿隧效應,而產生大量之閘極漏電流及元件關閉時之功率消耗。為了減少閘極漏電流及增加電流驅動能力,使用具有較二氧化矽為高的介電常數的金屬氧化物,如氧化鉿、氧化鋁,被廣為研究討論。此類金屬氧化物在適當之低溫製程之下,可得到優良之電特性及化學穩定性,因此非常適合於先進元件製程技術之應用。
本論文第一部份,首先以室溫陽極氧化技術在半導體基板上先形成超薄二氧化矽絕緣層,之後再將金屬鉿(Hf)在室溫下濺鍍於傾斜晶片上形成金屬薄膜,此傾斜晶片濺鍍法,可在單一晶片上形成不同厚度之薄膜,有助於氧化層之特性分析。之後,再將晶片浸泡於適當濃度的硝酸中,使金屬薄膜氧化成為堆疊式高介電係數金屬氧化層,進ㄧ步再分析氧化層之電特性以及材料特性。 接著,我們提出一方法,可以改善已成長好的高介電係數閘極絕緣層的介面缺陷密度及提升其穩定度。此方法為成長氧化層後再進行後續補償,利用室溫陽極氧化補償方式,將已成長之氧化鋁以及氧化鉿介電層置於純水中,施加以直流疊加交流之電場,而進行陽極氧化修補,再佐以適當之退火製程。可提昇氧化層特性如漏電流、缺陷密度、穩定度等。預期此室溫下後續氧化層補償方法,將可應用在以不同製程成長之氧化層,進行後續補償,以改善絕緣層電特性及提升穩定度。 最後我們提出在室溫濺鍍過程中,對金屬鉿及金屬鋁進行直接氧化(in-situ oxidation),形成堆疊式-氧化鋁/氧化鉿/二氧化矽之量子化結構高介電係數絕緣堆疊層,由於採用高介電係數堆疊氧化層,有別於現今廣泛使用的氮化矽非揮發性堆疊式記憶體,可有效改善記憶體元件操作速度。此堆疊式-氧化鋁/氧化鉿/二氧化矽結構利用氧化鉿中的缺陷(traps)來儲存寫入的電荷,改變元件的臨界電壓,進而達到儲存資料的功效,並可透過反向電壓,直接進行資料讀取,容易進行資料之快速存取。本論文並對此堆疊式氧化層中的電荷是如何進入,以及注入的電荷如何被缺陷所捕捉等物理機制,進行探討。此堆疊式結構及低溫製程方式,可提供未來軟性電子之記憶體元件發展參考。 | zh_TW |
dc.description.abstract | The requirements of high-quality low temperature processing dielectrics have substantially increased due to the development of display and flexible electronics in these days. The process temperature is required to be low for the electronic devices with glass and flexible substrates. Besides, the next-generation devices technology leads to great reduction in gate dielectrics thickness to achieve high performance. However, the problem of gate leakage currents also accompanies. Alternative materials for gate dielectrics with high dielectric constant, such as HfO2 and Al2O3, have been widely studied to overcome the problem. In addition, alternative insulators for display devices are also required to be fabricated under low temperature. HfO2 and Al2O3 processed under proper processes could possess superior characteristics. Therefore, the methods for high-k dielectrics preparation are of interest.
For the preparation of hafnium oxide stacks, SiO2 were first grown as the interfacial layer by room temperature anodization followed by sputtering of Hf metal on a tilt-substrate. The Hf metal with SiO2 interfacial layer was oxidized in nitric acid to form HfO2/SiO2 stacks. The as-prepared high-k dielectric was then passivated by the proposed post anodization compensation method. The compensation process is carried out by putting the prepared HfO2 or Al2O3 in deionized water, and then a DC superimposed with AC electric field is applied across the sample and a Pt cathode. After compensation, samples are annealed at a proper temperature. The high-k dielectrics after receiving post anodization compensation exhibited improved characteristics in dielectric constant, leakage currents, and stress reliability. We suggest that the post anodization compensation method is potentially useful for high-k dielectrics which are prepared by other processes. Finally, a novel structure of Al2O3/HfO2/SiO2 dielectric stack prepared by in-situ oxidation in dc-sputtering technique is proposed for possible flash memory application. The devices exhibit the characteristics of low leakage current of 10-8 A/cm2 at Vg=−2V, high breakdown voltage of −5.4 V and well charge trapping/de-trapping operation. The physical mechanisms of charge trapping and de-trapping in the dielectric stack are also studied. It is proposed that the Al2O3/HfO2/SiO2 dielectric stack prepared by in-situ oxidation is merit for the next generation flash memory application. | en |
dc.description.provenance | Made available in DSpace on 2021-06-15T00:15:56Z (GMT). No. of bitstreams: 1 ntu-98-D94943022-1.pdf: 1724040 bytes, checksum: 6cadf705a2d70c33c50119d8ced95852 (MD5) Previous issue date: 2009 | en |
dc.description.tableofcontents | Acknowledgements…………………………………………………………………Ⅰ
Abstract (in Chinese)………………………………………………………….…… Ⅱ Abstract (in English)…………………………………………………………….… Ⅳ Chapter 1 Introduction 1 1-1 Developments of low temperature processes in electronics 1 1-2 Challenges of the gate dielectric technology 4 1-3 High dielectric constant materials 5 1-4 Motivation and organization of this work 12 Chapter 2 Characteristics and Reliability of Hafnium Oxide Dielectric Stacks with Anodic Oxide Interfacial Layer 23 2-1 Nitric acid oxidation (NAO) technique 24 2-2 Tilt-substrate sputtering technique 25 2-3 Anodic oxide interfacial layer for the dielectric stack 26 2-4 Experiment 27 2-5 Characteristics and reliability of NAO-HfO2/anodic oxide dielectric stack 30 2-6 Summary 38 Chapter 3 Effect of Post Anodization Compensation in Deionized Water on Ultra thin Hafnium Oxide Dielectrics Formed by Low Temperature Processes 53 3-1 Post anodization compensation method 55 3-2 Characteristics of Al2O3/ SiO2 stack with PAC treatment 56 3-3 Characteristics of HfO2/ SiO2 stack with PAC treatment 59 3-4 Summary 61 Chapter 4 Trapping Characteristics of Al2O3/HfO2/SiO2 Tri-layer Stack Structure Prepared by Low Temperature In-situ Oxidation in DC-sputtering 78 4-1 In-situ oxidation in dc-sputtering for high-k insulators 81 4-2 Analyses of Al2O3/HfO2/SiO2 (AHO) tri-layer stack structure 82 4-3 Trapping characteristics of AHO stack 83 4-4 Summary 90 Chapter 5 Conclusions and Future Work 102 5-1 Conclusions 102 5-2 Future Work 104 References 106 Publication List 121 | |
dc.language.iso | en | |
dc.title | 低溫製程高介電係數閘極介電層之金氧半元件特性研究 | zh_TW |
dc.title | Characterizations of Metal-Oxide-Semiconductor Devices with High-k Gate Dielectrics Formed by Low Temperature Processes | en |
dc.type | Thesis | |
dc.date.schoolyear | 97-2 | |
dc.description.degree | 博士 | |
dc.contributor.oralexamcommittee | 鄭晃忠,洪志旺,王維新,李明逵,龔正,武東星 | |
dc.subject.keyword | 低溫絕緣層,陽極氧化,氧化鉿,氧化鋁,二氧化矽,堆疊式介電層, | zh_TW |
dc.subject.keyword | low temperature dielectrics,anodic oxidation,HfO2,Al2O3,SiO2,dielectric stacks, | en |
dc.relation.page | 123 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2009-06-10 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-98-1.pdf 目前未授權公開取用 | 1.68 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。