請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/40968
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 胡振國(Jenn-Gwo Hwu) | |
dc.contributor.author | Chih-Hao Chen | en |
dc.contributor.author | 陳志豪 | zh_TW |
dc.date.accessioned | 2021-06-14T17:09:21Z | - |
dc.date.available | 2009-07-30 | |
dc.date.copyright | 2008-07-30 | |
dc.date.issued | 2008 | |
dc.date.submitted | 2008-07-29 | |
dc.identifier.citation | [1] D. Kahng, “A Historical Perspective on the Development of MOS Transistors and Related Devices,” IEEE Trans. Electron Devices, vol. 23, pp. 655-657, July 1976.
[2] G. E. Moore, “Progress in Digital Integrated Electronics,” in IEDM Tech. Dig., pp. 11-13, 1975. [3] J. P. Denton and G. W. Neudeck, “Fully Depleted Dual-Gated Thin-Film SOI P-MOSFET's Fabricated in SOI Islands with an Isolated Buried Polysilicon Backgate,” IEEE Electron Device Lett., vol. 17, pp. 509-511, Nov. 1996. [4] N. Barin, M. Braccioli, C. Fiegna, and E. Sangiorgi, “Scaling the high- performance double-gate SOI MOSFET down to the 32 nm technology node with SiO2-based gate stacks,” in IEDM Tech. Dig, pp. 1-4, 2006. [5] M. Masahara, Y. Liu, S. Hosokawa, T. Matsukawa, K. Ishii, H. Tanoue, K. Sakamoto, T. Sekigawa, H. Yamauchi, S. Kanemaru, and E. Suzuki, “Ultrathin Channel Vertical DG MOSFET Fabricated by Using Ion- Bombardment-Retarded Etching,” IEEE Trans. Electron Devices, vol. 51, pp. 2078-2085, Dec. 2004. [6] X. Huang, W. C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E.Anderson, H. Takeuchi, Y. K. Choi, K. Asano, V. Subramanian, T. J. King, J. Bokor, and C. Hu, “Sub-50 nm P-Channel FinFET,” IEEE Trans. Electron Devices, vol. 48, pp. 880-886, May 2001. [7] International Technology Roadmap for Semiconductor (ITRS). [Online]. http://www.itrs.net/reports.html [8] Y. H. Wu, M. Y. Yang, A. Chin, W. J. Chen, and C. M. Kwei, “Electrical Characteristics of High Quality La2O3 Gate Dielectric with Equivalent Oxide Thickness of 5 Å,” IEEE Electron Device Lett., vol. 21, pp. 341-343, July 2000. [9] D. Park, Y. C. King, Q. Lu, T. J. King, C. Hu, A. Kalnitsky, S. P. Tay, and C. C. Cheng, “ Transistor Characteristics with Ta2O5 Gate Dielectric,” IEEE Electron Device Lett., vol. 19, pp. 441-443, Nov. 1998. [10] H. J. Osten, J. P. Liu, P. Gaworzewski, E. Bugiel, and P. Zaumseil, “High-k Gate Dielectrics with Ultra-low Leakage Current Based on Praseodymium Oxide,” in IEDM Tech. Dig, pp. 653-656, 2000. [11] G. D. Wilk, R. M. Wallace, and J. M. Anthony, “High-k gate dielectrics: Current status and materials properties considerations,” J. Appl. Phys., vol. 89, pp. 5243-5275, May 2001. [12] C. Hobbs, L. Fonseca, V. Dhandapani, S. Samavedam, B. Taylor, J. Grant, L. Dip, D. Triyoso, R. Hegde, D. Gilmer, R. Garcla, D. Roan, L. Lovejoy, R. Rai, L. Hebert, H. Tseng, B. White and P. Tobin, “Fermi Level Pinning at the PolySi/Metal Oxide Interface,” in Symp. VLSI Tech. Dig., pp. 9-10, 2003. [13] K. Shimishi, K. Yamada, K. Torii, Y. Akasaka, K. Nakajima, M. Kohno, T. Chikyo, H. Kitajima, and T. Arikado, “Physics in Fermi Level Pinning at the PolySi/Hf-based High-k Oxide Interface,” in Symp. VLSI Tech. Dig., pp. 108-109, 2004. [14] R. Kotlyar, M. D. Giles, P. Matagne, B. Obradovic, L. Shifren, M. Stettler, and E.Wang, ” Inversion Mobility and Gate Leakage in High-Metal Gate MOSFETs,” in IEDM Tech. Dig., pp. 391-394, 2004. [15] G. Ribes, J. Mitard, M. Denais, S. Bruyere, F. Monsieur, C. Parthasarathy, E. Vincent, and G. Ghibaudo, “Review on High-k Dielectrics Reliability Issues,” IEEE Trans. Device and Materials Reliability, vol. 5, pp. 5-19, Mar. 2005. [16] J. H. Lee, Y. S. Kim, H. S. Jung, J. H. Lee, N. I. Lee, H. K. Kang, J. H. Ku, H. S. Kang, Y. K. Kim, K. H. Cho, and K. P. Suh, “Poly-Si gate CMOSFET’s with HfO2-Al2O3 laminate gate dielectric for low power applications,” in Symp. VLSI Tech. Dig., pp. 84-85, 2002. [17] M. S. Joo, B. J. Cho, C. C. Yeo, S. H. Chan, D. S. J. Whoang, S. Mathew, L. K. Bera, N. Balasubramanian, D. L. Kwong, “Formation of Hafnium-Aluminum- Oxide Gate Dielectric Using Single Cocktail Liquid Source in MOCVD Process,” IEEE Trans. Electron Devices, vol. 50, pp. 2088-2094, Oct. 2003. [18] W. Zhu, T. P. Ma, T. Tamagawa, Y. Di, J. Kim, R. Carruthers, M. Gibson and T. Furukawa, “HfO2 and HfAlO for CMOS : Thermal Stability and Current Transport, ” in IEDM Tech. Dig., pp. 20.4.1-20.4.4, 2001. [19] M. S. Akbar, C. H. Choi, S. J. Rhee, S. A. Krishnan, C. Y. Kang, M. H. Zhang, T. Lee, I. J. Ok, F. Zhu, H. S. Kim, and J. C. Lee, “Electrical Performance and Reliability Improvement by Using Compositionally Varying Bi-Layer Structure of PVD HfSixOy Dielectric,” IEEE Electron Device Lett., vol. 26, pp. 166-168, Mar. 2005. [20] P. F. Lee, J. Y. Dai, K. H. Wong, H. L. W. Chan, and C. L. Choy, “Study of interfacial reaction and its impact on electric properties of Hf–Al–O high-k gate dielectric thin films grown on Si,” Appl. Phys. Lett., vol. 82, pp. 2419-2421, Apr. 2003. [21] C. S. Kuo, J. F. Hsu, S. W. Huang, L. S. Lee, M. J. Tsai, and J. G. Hwu, “High-k Al2O3 Gate Dielectrics Prepared by Oxidation of Aluminum Film in Nitric Acid Followed by High-Temperature Annealing,” IEEE Trans. Electron Devices, vol. 51, pp. 854-858, June 2004. [22] J. Robertson, “Band offsets of wide-band-gap oxides and implications for future electronic devices,” J. Vac. Sci. Technol. B, vol. 18, pp. 1785-1791, May/Jun. 2000. [23] J. McPherson, J. Y. Kim, A. Shanware, and H. Mogul, “Thermochemical description of dielectric breakdown in high dielectric constant materials,” Appl. Phys. Lett., vol. 82, pp. 2121-2123, Mar. 2003. [24] K. J. Yang and C. Hu, “MOS Capacitance Measurements for High-Leakage Thin Dielectrics,” IEEE Trans. Electron Devices, vol. 46, pp. 1500-1501, July 1999. [25] H. T. Lue, C. Y. Liu, and T. Y. Tseng, “An Improved Two-Frequency Method of Capacitance Measurement for SrTiO3 as High-k Gate Dielectric,” IEEE Electron Device Lett., vol. 23, pp. 553-555, Sept. 2002. [26] W. H. Wu, B. Y. Tsui, Y. P. Huang, F. C. Hsieh, M. C. Chen, Y. T. Hou, Y. Jin, H. J. Tao, S. C. Chen, and M. S. Liang, “Two-Frequency C-V Correction Using Five-Element Circuit Model for High-k Gate Dielectric and Ultrathin Oxide,” IEEE Electron Device Lett., vol. 27, pp. 399-401, May 2006. [27] K. Yang, Y. C. King, and C. Hu, “Quantum Effect in Oxide Thickness Determination From Capacitance Measurement,” in Symp. VLSI Tech. Dig., pp. 77-78, 1999. [28] C. C. Ting, Y. H. Shih, and J. G. Hwu, “Ultralow Leakage Characteristics of Ultrathin Gate Oxides (~3nm) Prepared by Anodization Followed by High Temperature Annealing,” IEEE Trans. Electron Devices, vol. 49, pp. 179-181, Jan. 2002. [29] J. C. Chiang and J. G. Hwu, “Low temperature (<400 °C) Al2O3 ultrathin gate dielectrics prepared by shadow evaporation of aluminum followed by nitric acid oxidation,” Appl. Phys. Lett., vol. 90, pp. 102902-1-102902-3, Mar. 2007. [30] C. H. Chang and J. G. Hwu, “Low Temperature Ultra-thin Hafnium Oxide Dielectrics by Sputtering of Hf Metal on Tilted Substrate Followed by Nitric Acid Oxidation then Anodization Compensation in D. I. Water,” in SSDM2007, F-5-4, pp. 780-781, Sept. 2007. [31] Y. L. Yang and J. G. Hu, “Quality Improvement of Ultrathin Gate Oxide by Using Thermal Growth Followed by SF ANO Technique,” IEEE Electron Device Lett., vol. 25, pp. 687-689, Oct. 2004. [32] J. Maserjian, “Tunneling in thin MOS structures,” J. Vac. Sci. Technol., vol. 11, pp. 996-1003, Nov./Dec. 1974. [33] M. Y. Doghish and F. D. Ho, “A Comprehensive Analytical Model for Metal-Insulator-Semiconductor (MIS) Devices,” IEEE Trans. Electron Devices, vol. 39, pp. 2771-2780, Dec. 1992. [34] Z. Celik-Butler and T. Y. Hsiang, “Determination of Si-SiO2 Interface Trap Density by l/f Noise Measurements,” IEEE Trans. Electron Devices, vol. 35, pp. 1651-1655, Oct. 1988. [35] D. Bauza, “Extraction of Si-SiO2 Interface Trap Densities in MOS Structures With Ultrathin Oxides,” IEEE Electron Device Lett., vol. 23, pp. 658-660, Nov. 2002. [36] K. Martens, C. O. Chui, G. Brammertz, B. D. Jaeger, D. Kuzum, M. Meuris, M. M. Heyns, T. Krishnamohan, K. Saraswat, H. E. Maes, and G. Groeseneken, “On the Correct Extraction of Interface Trap Density of MOS Devices With High-Mobility Semiconductor Substrates,” IEEE Trans. Electron Devices, vol. 55, pp. 547-556, Feb. 2008. [37] S. M. Sze, “Physics of Semiconductor Devices (Central Book Com., Taipei, 1985),” 2nd ed., p. 371. [38] S. Ciraci, S. Ellialtioglu, and S. Erkoc, “An investigation of the interface electronics structure of Si-SiO2 junctions,” J. Vac. Sci. Technol., vol. 21, pp. 402-404, July/Aug. 1982. [39] G. Lucovsky, A. Banerjee, B. Hinds, B. Claflin, K. Koh, and H. Yang, “Minimization of suboxide transition regions at Si-SiO2 interfaces by 900 °C rapid thermal annealing,” J. Vac. Sci. Technol. B, vol. 15, pp. 1074-1079, July/Aug. 1997. [40] Y.P. Lin and J. G. Hwu, “Oxide-Thickness-Dependent Suboxide Width and Its Effect on Inversion Tunneling Current,” Journal of The Electrochemical Society, vol. 151, pp. G853-G857, Dec. 2004. [41] H. Yang, H. Niimi, J. W. Keister, G. Lucovsky, and J. E. Rowe, “The Effects of Interfacial Sub-Oxide Transition Regions and Monolayer Level Nitridation on Tunneling Currents in Silicon Devices,” IEEE Electron Device Lett., vol. 21, pp. 76-78, Feb. 2000. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/40968 | - |
dc.description.abstract | 金氧半元件的反轉穿隧電流是由界面陷阱產生的電流、塊材陷阱的產生復合電流以及背面接點的擴散電流組合而成。塊材陷阱的產生復合電流和深空乏區寬度成正比。深空乏行為可以在電容對電壓的曲線中發現,深空乏區寬度也可以從中得知。為了消除界面陷阱產生的電流以及擴散電流的影響,利用閘極電壓、空乏區寬度以及反轉穿隧電流的增量來計算,根據結果得知塊材陷阱的產生復合電流主導了反轉穿隧電流,而兩種不一樣的少數載子生存時間也可以得知。其中一種是由靠近矽-二氧化矽接面的表面陷阱產生的少數載子生存時間,另一種則是由遠離矽-二氧化矽接面的基板陷阱產生的少數載子生存時間。高介電常數閘極介電層的品質和其產生深空乏的發生電壓有關係。當深空乏的發生電壓較大時,其累積穿隧電流將會比較小。
氧化鋁和氧化鉿兩種閘極介電層展現出比二氧化矽閘極介電層較佳的阻擋反轉穿隧電流之能力,因此有比較小的反轉穿隧電流。由於次氧化層效應的影響,二氧化矽閘極介電層的飽和電流會隨著介電層厚度的增加而增加。在電流飽和區時,氧化鋁閘極介電層展現出好的阻擋反轉穿隧電流之能力,但是氧化鉿閘極介電層由於其較小的能帶偏移量,導致其展現出不好的阻擋反轉穿隧電流之能力,因此飽和電流隨著等效氧化層厚度的增加卻保持定值。氧化鋁閘極介電層展現出三者中最好的阻擋反轉穿隧電流之能力,因此擁有最大的飽和電壓。 | zh_TW |
dc.description.abstract | The inversion tunneling current of MOS devices is composed of the generation current due to interface states, the generation-recombination current due to bulk traps, and the diffusion current from back contact. The generation-recombination current due to bulk traps is proportional to the depletion width. The deep-depletion behavior is observed from C-V curves and the deep-depletion width is extracted. According to the calculated results with increments of gate voltage, depletion width and inversion tunneling current, which are designed to eliminate the effects of generation current due to interface states and diffusion current, it was found the inversion tunneling current is dominated by the generation-recombination current due to bulk traps, and two different minority carrier generation lifetimes are acquired. One is the equivalent minority carrier generation lifetime due to surface trap which is close to the interface of Si-SiO2, and the other is the minority carrier generation lifetime due to bulk trap which is far from the interface of Si-SiO2. The quality of high-k gate dielectric is related to the occurred gate voltage of deep-depletion. The accumulation tunneling current would be smaller with higher occurred gate voltage of deep-depletion.
Al2O3 and HfO2 gate dielectrics show better capabilities to block the inversion tunneling current than SiO2 gate dielectrics at a small gate voltage and thus have the smaller inversion tunneling current. The saturation current of SiO2 gate dielectrics increases with increasing EOT due to sub-oxide effect. Al2O3 gate dielectrics show good capabilities to block the tunneling current in the saturation region, but HfO2 gate dielectrics show bad capabilities due to the small conduction band offset of HfO2, and the saturation current keeps the same value with increasing EOT. Al2O3 gate dielectrics have the best capabilities to block the inversion tunneling current and thus have the largest saturation voltage. | en |
dc.description.provenance | Made available in DSpace on 2021-06-14T17:09:21Z (GMT). No. of bitstreams: 1 ntu-97-R95943058-1.pdf: 1926439 bytes, checksum: 1a509379747a8a511dc4d41211a6a2bf (MD5) Previous issue date: 2008 | en |
dc.description.tableofcontents | Abstract (Chinese)……………………………………..………....I Abstract (English)…………………………………………………III Contents……………………………………..……………......…..V
Table Captions......................................…..VII Figure Captions………………………………………….……….VIII Chapter 1 Introduction…………………………………………...1 1-1 Motivation of This Work……………………..……..1 1-2 High-k Gate Dielectrics………………………………3 1-3 Equivalent Oxide Thickness Determination of High-k Gate Dielectrics……............................….5 1-4 Experimental Setup………...………………………..9 Chapter 2 Relationship between Deep-depletion and Inversion Tunneling Current for High-k Gate Dielectrics…17 2-1 Theoretical Tunneling Model of MOS Devices……………17 2-2 Determination of Deep-depletion Region Width by Capacitance-voltage Curves……………………………………….20 2-3 Analysis of Generation-recombination Current in Deep-depletion Region….......................................22 2-4 Determination of Oxide Qualities by Deep-depletion Characteristics………....................................29 2-5 Summary………………………………………………………….30 Chapter 3 Comparison of Inversion Tunneling Current Characteristics between SiO2, Al2O3, and HfO2 Gate Dielectrics…………….….............................…..43 3-1 Introduction....………………………………………………43 3-2 Analysis of Inversion Tunneling Current at Low Gate Voltage………….......................................….45 3-3 Analysis of Inversion Tunneling Current in Saturation Region…......................................…………….48 3-3-1 Saturation Current Level…….…………………………48 3-3-2 Saturation Voltage……………………………….……..50 3-4 Summary…………………..…………………………………….51 Chapter 4 Conclusions and Suggestions for Future Work…64 4-1 Conclusions………………………………………………….…64 4-2 Suggestions for Future Work…………………….....…..66 References…………………………………………………….……..67 | |
dc.language.iso | zh-TW | |
dc.title | 金氧半元件中高介電係數閘極介電層之反轉穿隧電流特性分析 | zh_TW |
dc.title | Characterization of Inversion Tunneling Current for MOS Devices with High-k Gate Dielectrics | en |
dc.type | Thesis | |
dc.date.schoolyear | 96-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 林致廷(Chih-Ting Lin),郭宇軒(Yu-Hsuan Kuo) | |
dc.subject.keyword | 反轉穿隧電流,伸空乏, | zh_TW |
dc.subject.keyword | inversion tunneling current,deep-depletion, | en |
dc.relation.page | 70 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2008-07-29 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-97-1.pdf 目前未授權公開取用 | 1.88 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。