請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/38490
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 胡振國(Jenn-Gwo Hwu) | |
dc.contributor.author | Chia-Hua Chang | en |
dc.contributor.author | 張嘉華 | zh_TW |
dc.date.accessioned | 2021-06-13T16:35:09Z | - |
dc.date.available | 2006-07-26 | |
dc.date.copyright | 2005-07-26 | |
dc.date.issued | 2005 | |
dc.date.submitted | 2005-07-08 | |
dc.identifier.citation | [1] G. E. Moore, “Progress in digital integrated circuit,” IEDM Tech. Dig., p. 11, 1975.
[2] “ITRS 2004 Update Documents,” http:// public.itrs.net. [3] B. Y. Kim, H. F. Luan, and D. L. Kwong, “ultrathin (<3nm) high quality nitride/oxide stack gate dielectrics fabricated by in-situ rapid thermal processing,” IEDM Tech. Digest, p. 463, 1997. [4] A. kawamoto, J. Jameson, P. Griffin, K. Cho, and R. Dutton, “Atomic scale effects of Zirconium and Hafnium incorporation at a model silicon/ silicate interface by first principle calculation,” IEEE Electron Device Lett., vol. 22, p.14, 2001. [5] B. W. Busch, W. H. Schulte, E. Garfunkel, and T. Gustafsson, “oxygen exchange and transport in thin zirconia films on Si (100),” Phys. Rev. B, vol. 62, p. 290, 2000. [6] J. H. Lee, K. Koh, N. I. Lee, M. H. Cho, Y. K. Ki, J. S. Jeon, K. H. Cho, H. S. Shin, M. H. Kim, K. Fujihara, H. K. Kang, J. T. Moon, “Effect of polysilicon gate on the flatband voltage shift and mobility degradation for ALD-Al2O3 gate dielectric,” IEDM Tech. Digest, p. 645, 2000. [7] S. Guha, E. Cartier, N. A. Bojarczuk, L. Gignac, and J. Karasinski, “High-quality aluminum oxide gate dielectric by ultra-high-vacuum reactive atomic-beam deposition,” J. Appl. Phys., Vol. 90, p. 512, 2001. [8] J. Robertson, “Electron structure and band offsets in high k oxides,” Gate Insulator, IWGI 2001, p. 76-77, 2001. [9] L. Manchanda, B. Busch, M. L. Green, M. Morris, R. B. van Dover, R. Kwo, and S. Aravamudhan, “High K Gate Dielectrics for the Silicon Industry,” Gate Insulator, IWGI 2001, p56-60, 2001. [10] J. Robertson, “Band offsets of wide-band-gap oxides and implications for future electronic devices,” J. Vac. Sci. Technol. B, vol. 18, pp. 1785–1791, 2000. [11] Kevin J. Yang and Cheming Hu, “MOS Capacitance Measurements for High- Leakage Thin Dielectrics,” IEEE Trans. Electron Devices, pp. 1500-1501, 1999. [12] Zhijiong Luoand and T. P. Ma, “A New Method to Extract EOT of Ultrathin Gate Dielectric With High Leakage Current,” IEEE Electron Device Lett., Vol 25, pp.655-657, Sep. 2004. [13] Hang-Ting Lue, Chih-Yi Liu, and Tseung-Yuen Tseng, “An Improved Two-Frequency Method of Capacitance Measurement for SrTiO3 as High-k Gate Dielectric,” IEEE Electron Device Lett., Vol 23, pp.553-555, Sep. 2002. [14] International Technology Roadmap for Semiconductors, Semiconductor Industry Association, San Jose, CA (2003) [15] D.A. Buchanan, IBM J. Res. Dev., 43(3), 245 (1999) [16] Y. Y. Fan, R. E. Nieh, J. C. Lee, G. Lucovsky, G. A. Brown, L. F. Register, and S. K. Banerjee, IEEE Trans. Electron Devices, 49, 1969 (2002) [17] W. J. Zhu, T. P. Ma, T. Tamagawa, J. Kim, and Y. Di, IEEE Electron Device Lett., 23, 97 (2002) [18] H. Y. Yu, J. F. Kang, J. D. Chen, C. Ren, Y. T. Hou, S. J. Whang, M. F. Li, D. S. H. Chan, K. L. Bera, C. H. Tung, A. Du, D. L. Kwong, Tech. Dig. – Int. Electron Devices Meet., 2003 8-11 [19] R. J. Carter, E. Cartier, A. Kerber, L. Pantisano, T. Schram, S. De Gendt, and M. Heyns, Appl. Phys. Lett., 83, 533 (2003) [20] W. Tsai, L- Å Ragnarsson, L. Pantisano, P. J. Chen, B. Onsia, T. Schram, E. Cartier, A. Kerber, E. Young, M. Caymax, S. De Gendt, and M. Heyns, Tech. Dig. – Int. Electron Devices Meet., 2003 13.2.1-13.2.4 [21] M. S. Joo, B. J. Cho, C. C. Yeo, D. S. H. Chan, S. J. Whoang, S. Mathew, L. K. Bera, N. Balasubramanian, and D. L. Kwong, IEEE Trans. Electron Devices., 50, 2088 (2003) [22] C. Hobbs, L. Fonseca, V. Dhandapani, S. Samavedam, B. Taylor, J. Grant, L. Dip, D. Triyoso, R. Hegde, D. Gilmer, R. Garcia, D. Roan, L. Lovejoy, R. Rai, L. Hebert, H. Tseng, B. White, and P. Tobin, in Symp. VLSI Tech. Dig., 2003, pp.9-10 [23] H. Zhang, R. Solanki, J. Elecrochem. Soc., 148, F63 (2004) [24] K. J. Choi, J. B. Park, and S. G. Yoon, J. Elecrochem. Soc., 150, F75 (2004) [25] B. H. Lee, R. Choi, L. Kang, S. Gopalan, R. Nieh, K. Onishi, Y. Jeon, W. Qi, C. Kang, and J. C. Lee, Tech. Dig. – Int. Electron Devices Meet., 39(2000) [26] C. S. Kuo, J. F. Hsu, S. W. Huang, L. S. Lee, M. J. Tsai, and J. G. Hwu, IEEE Trans. Electron Devices., 51, 854, (2004) [27] Kevin Yang, Ya-Chin King, and Cheming Hu, “Quantum Effect in Oxide Thickness Determination From Capacitance Measurement,” 1999 Symposium on VLSI Technology, Digest of Technical Papers, pp. 77-78, 1999. [28] P. Raghu, N. Rana, C. Yim, E, Shero, and F. Shadman, J. Elecrochem. Soc., 150, F186 (2003) [29] C. H. Choi, S. J. Rhee, T. S. Jeon, N. Lu, J. H. Sim, R. Clark, M. Niwa, and D. L. Kwong, Tech. Dig. – Int. Electron Devices Meet., 2002 8-11. [30] K. P. Bastos, J. Morais, L. Miotti, G, V. Soares, R. P. Pezzi, R. C. G. da Silva, H. Boudinov, I. J. R. Baumvol, R. I. Hegde, H.-H Tseng, and P. J. Tonbin, J. Elecrochem. Soc., 151, F153 (2004) [31] R. Jha, J. Gurganos, Y. H. Kim, R. Choi, J. Lee, and V. Misra, “A Capacitance-Based Methodology for Work Function Extraction of Metals on High-k,” IEEE Electron Device Lett., Vol. 25, pp. 420-423, June 2004 [32] J. C. Wang, S. H. Chiao, C. L. Lee, and T. F. Lei, J. Appl. Phys., 92, 3936(2002) [33] H. Kobayashi, Asuha, O. Maida, M. Takahashi, and H. Iwasa, J. Appl. Phys., 94, 7328(2003) [34] E. H. Nicollian and J. R. Brews, MOS Physics and Technology, Wiley, New York (1982) [35] S. M. Sze, physics of Semiconductor Devices, 2nd ed. New York: Wiley, 1981 [36] Shanware, A.; McPherson, J.; Visokay, M.R.; Chambers, J.J.; Rotondaro, A.L.P.; Bu, H.; Bevan, M.J.; Khamankar, R.; Colombo, L.” Reliability evaluation of HfSiON gate dielectric film with 12.8 Å SiO2 equivalent thickness,” in IEDM Tech. Dig., 2001, pp. 6.6.1–6.6.4. [37] W. J. Zhu, T. P. Ma, S. Zafar, and T. Tamagawa, IEEE Electron Device Lett., 23, 597 (2002). [38] Anthony S. Oates, “Reliability Issues for High-K Gate Dielectrics,” in IEDM Tech. Dig., 2003. [39] C. W. Yang, Y. K. Fang, C. H. Chen, S. F. Chen, C. Y. Lin, C. S. Lin, M. F. Wang, Y. M. Lin, T. H. Hou, C. H. Chen, L. G. Yao, S. C. Chen, and M. S. Liang, “Effect of polycrystalline-silicon gate types on the opposite flatband voltage shift in n-type and p-type metal–oxide–semiconductor field-effect transistors for high-k-HfO2 dielectric,” Appl. Phys. Lett., vol.83, pp. 308–310, 2003. [40] J. C. Wang, S. H. Chiao, C. L. Lee, T. F. Lei, Y. M. Lin, M. F. Wang, S. C. Chen, C. H. Yu, and M. S. Liang, “A physical model for the hysteresis phenomenon of the ultrathin ZrO2 film,” J. Appl. Phys., vol.92, pp. 3936–3940, 2002. [41] M. Balog, M. Schieber,M. Michman, and S. Patai, “Chemical vapor deposition and characterization of HfO2 films from organo-hafnium compounds,” Thin Solid Films, vol. 41, pp. 247–259, 1977. [42] J. Robertson, “Band offsets of wide-band-gap oxides and implications for future electronic devices,” J. Vac. Sci. Technol. B, vol. 18, pp. 1785–1791, 2000. [43] P. F. Schmidt and W. Michel, “Anodic formation of oxide films on silicon,” J. Electrochem. Soc., vol. 104, 230, 1957. [44] P. F. Schmidt, T. W. O’Keeffe, J. Oroshnik, and A. E. Owen, “Doped anodic oxide films for device fabrication in silicon: diffusion sources of controlled composition, and diffusion results,” J. Electrochem. Soc., vol. 112, no. 8, pp. 800-807, 1965. [45] G. C. Jain, A. Prasad and B. C. Chakravarty, “On the mechanism of the anodic oxidation of Si at constant voltage,” J. Electrochem. Soc., vol. 126, no. 1, pp. 89-92, 1979. [46] S. K. Sharma, B. C. Chakravarty, S. N. Singh, B. K. Das, D. C. Parashar, J. Rai and P. K. Gupta, “Kinetics of growth of thin anodic aoxides of silicon at constant voltages,” J. Phys. Chem. Solids, vol. 50, no. 7, pp. 679-684, 1989. [47] J. A. Bardwell, N. Draper, and P. Schmuki, “Growth and characterization of anodic oxides on Si(100) formed in 0.1 M hydrochloric acid,” J. Appl. Phys., vol. 79, no. 11, pp.8761-8769, 1996. [48] Vitali Parkhutik, “New effects in the kinetics of the electrochemical oxidation of silicon,” Electrochimica Acta, vol. 45, pp. 3249-3254, 2000 [49] M. Grecea, C. Rotaru, N. Nastase, and G. Craciun, “Physical properties of SiO2 thin films obtained by anodic oxidation,” Journal of Molecular Structure, pp. 607-610, 1999. [50] W. J. Liao, Y. L. Yang, S. C. Chung, and J. G. Hwu, “Growth-Then-Anodization Technique for Reliable Ultrathin Gate Oxides,” J. Electrochem. Soc., vol. 151, G549, 2004. [51] Sanghun Jeon and Hyunsang Hwang “Electrical characteristics of ZrO2 prepared by electrochemical anodization of Zr in an ammonium tartrate electrolyte,” J. Vac. Sci. Technol. A, vol. 21, pp. L5–L9, 2003. [52] S. W. Huang and J. G. Hwu, “Electrical characterization and process control of cost-effective high-k aluminum oxide gate dielectrics prepared by anodization followed by furnace annealing,” IEEE Trans. Electron Devices, vol. 50, pp. 1658–1664, July 2003. [53] Sorab K. Ghandhi, VLSI Fabrication Principles, 2nd ed., Wiley-Interscience, pp. 487-495, 1994. [54] Y. C. Chen, C. Y. Lee, and J. G. Hwu, “Ultra-thin gate oxide prepared by alternative current anodization of silicon followed by rapid thermal anneal,” Solid-State Electron., 45, 1531 (2001) [55] DiMaria D J, Cartier E, and Arnold D, J. Appl. Phys., vol.73, 3367, 1993. [56] Klaus F. Schuegrafa and Chenming Hu, “Metal-oxide-semiconductor field- effect-transistor substrate current during Fowler- Nordheim tunneling stress and silicon dioxide reliability,” J. Appl. Phys., vol. 76, no. 6, pp. 3695–3700, 1994. [57] Zhen Xu, Michel Houssa, Richard Carter, Mohamed Naili, Stefan De Gendt,and Marc Heyns, “Constant voltage stress induced degradation in HfO2 /SiO2 gate dielectric stacks,” J. Appl. Phys., vol. 91, no. 12, pp. 10127–10129, 2002. [58] R. Moazzami and C. Hu, “Stress-Induced Leakage Current in Thin Silicon Dioxide Films”, IEDM Technical Digest, pp. 139-142, 1992. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/38490 | - |
dc.description.abstract | 在本論文研究中,我們提供一種低成本及室溫下成長之方法製備高介電常數氧化鉿閘極介電層。替代性的高介電常數閘極氧化層由於具有較大的物理厚度,可以在相同的等效氧化層厚度下有效的降低漏電流,因此各種金屬氧化物已經被廣泛的研究。氧化鉿由於具有比氮化矽及氧化鋁更高的介電常數及較高的生成熱,因此被認為是未來互補式金氧半電晶體技術中最有潛力的閘極氧化層。而本研究中利用硝酸氧化濺鍍沉積之金屬鉿薄膜,接著以快速熱退火技術製備出具有極佳均勻度及良好電特性之氧化鉿閘極介電層,其最小等效氧化層厚度可達1.5 nm,相同等效氧化層厚度情況下,此高介電常數閘極氧化層之漏電流比二氧化矽的漏電流降低了約1000倍。藉由研究漏電流與介面性質及施加應力後的穩定度可了解硝酸氧化之最佳製程參數,其中包含硝酸濃度、氧化時間以及氧化後退火與金屬後退火的效應。此外,我們也探討了硝酸氧化後再利用陽極氧化補償來改善電特性的方法,雖然硝酸氧化法所製備的元件已具有良好的電特性,但經由氧化後再利用純水室溫陽極氧化補償技術,使得氧化層缺陷被進一步修補,所以可得到更小的漏電流、較高的崩潰電場、較輕微之頻率發散特性、以及使元件有更佳的穩定度。本研究所提出之以低成本及低熱預算成長的高介電常數閘極介電層製備技術,十分具有參考價值。 | zh_TW |
dc.description.abstract | In this work, a method of cost-effective and room temperature process for preparing high-k hafnium oxide gate dielectrics is proposed. The alternative high dielectric constant gate dielectrics had been widely investigated because of their thicker physical thickness that can reduce the leakage currents under the same equivalent oxide thickness (EOT). HfO2 is a potential gate insulator for future CMOS applications due to its high dielectric constant as compared to Si3N4 and Al2O3 as well as their high free reaction energy with silicon. In our research, HfO2 was prepared by chemical oxidizing of thin hafnium films in nitric acid and then followed by rapid thermal anneal (RTA). They exhibited good performance in uniformity and electrical characteristics. The optimal parameters of HNO3 oxidation including acid concentration, dipped time, the effects of post-oxidation anneal (POA), and post-metallization anneal (PMA) are studied by the leakage current, interfacial properties, and stress reliability. The technique of oxidation followed by anodization compensation was also investigated. Though the gate dielectrics prepared by the aforementioned method shows excellent properties, the electrical characteristics of smaller leakage current, higher breakdown field, and excellent reliability were observed by introducing the room temperature anodization compensation technique. The proposed method is of value for high-k gate dielectric engineering. | en |
dc.description.provenance | Made available in DSpace on 2021-06-13T16:35:09Z (GMT). No. of bitstreams: 1 ntu-94-R92943116-1.pdf: 884546 bytes, checksum: ad6b36da94ef5dd357ec5abd512143bb (MD5) Previous issue date: 2005 | en |
dc.description.tableofcontents | Chapter 1 Introduction
1-1 Motivation of this work 1 1-2 Models of film thickness determination 4 1-3 Experimental and measurement systems 7 Chapter 2 Chemical Oxidation of Thin Hafnium Film in Nitric Acid Followed by RTA Treatment to Form High-k HfO2 2-1 Introduction 14 2-2 Experimental 17 2-3 Results and discussion 19 2-3-1 Material analysis of HfO2 gate stacks 19 2-3-2 Capacitance-Voltage (C-V) behavior of HfO2 gate stacks 20 2-3-3 Current-Voltage (I-V) behavior of HfO2 gate stacks 23 2-3-4 Effect of nitric acid oxidation 24 2-3-5 Temperature dependency and Frenkel-Poole (F-P) characteristics of the I-V curves of high-k HfO2 gate stacks 25 2-3-6 Constant voltage stress (CVS) characteristics of high-k HfO2 gate stacks 28 2-3-7 High temperature postoxidation annealing effect on high-k HfO2 gate stacks 29 2-4 Summary 31 Chapter 3 Quality Improvement and Electrical Characteristics of High-k Films after Receiving Direct Superimposed with Alternative Current Anodic Oxidation (DAC-ANO) Compensation 3-1 Introduction 52 3-2 Experimental 55 3-3 Results and discussion 57 3-3-1 DAC anodic oxidation compensation system setup 57 3-3-2 Mechanisms of anodic oxidation compensation 57 3-3-3 Comparison of C-V and I-V behaviors 59 3-3-4 Comparison of breakdown field, interfacial states, and frequency dispersion 63 3-3-5 Investigation of stress reliability 66 3-4 Summary 72 Chapter 4 Conclusion 89 References 91 | |
dc.language.iso | en | |
dc.title | 應用硝酸氧化及陽極氧化補償技術製作金氧半元件之奈米尺度高介電係數氧化鉿閘極介電層 | zh_TW |
dc.title | Application of Chemical Oxidation in Nitric Acid and Anodic Oxidation Compensation Techniques on Preparing Nano-Scale High-k HfO2 Gate Dielectrics in MOS Devices | en |
dc.type | Thesis | |
dc.date.schoolyear | 93-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 鄭晃忠(Huang-Chung Cheng),洪志旺(J. W. Hong) | |
dc.subject.keyword | 高介電係數閘極介電層,氧化鉿,金氧半電容元件,陽極氧化補償技術, | zh_TW |
dc.subject.keyword | High-k gate dielectrics,HfO2,MOS capacitors,Anodic oxidation compensation techniques, | en |
dc.relation.page | 98 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2005-07-08 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-94-1.pdf 目前未授權公開取用 | 863.81 kB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。