請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/3750
標題: | 在異質多核心平台的省電排程 A Power Efficient Scheduler for Asymmetric Multi-core Platform |
作者: | Hsiang-Hsin Li 李翔昕 |
指導教授: | 劉邦鋒(Pangfeng Liu) |
關鍵字: | 省電,節能,排程,非對稱多核心,動態電壓調節,動態時脈調節,保證工作產量, Energy-efficient,Scheduling,Asymmetric multi-core,Throughput Guaranteed Tasks, |
出版年 : | 2016 |
學位: | 碩士 |
摘要: | 在計算平台的最新發展趨勢從同質多核心架構轉移到異構和非對稱多核心架構。因此,新的非對稱多核心平台變成一個重要的議題。然而,大多數現有的排程器著重在如何區分合適的工作負載到那些節能的小核心和性能的大核心上。但是並沒有考慮在非對稱多核心上,以合適的核心頻率下分配工作。
在這篇論文中,在非對稱多核心下,我們提出一個對保證工作產量的省電排程器。我們的排程器不僅能決定每個核心的頻率和指派工作來達成減少電量消耗,而且能保證每個工作的產量。從實作結果中,與常見的完全公平排程器相比,我們提出的排程器省下了29 % 的電量。 A recent trend in computing platforms is moving from homogeneous multicore architectures toward heterogeneous and asymmetric multi-core. Therefore, the design of new schedulers for asymmetric multi-core platform has become an important issue. However, most of the existing schedulers focus on how to distinguish workloads suitable for performance “big” cores from those for power-efficient “little” cores, without considering how to distribute tasks to asymmetric cores running at adjustable frequency. In this paper, we propose an energy-efficient scheduler for throughput guaranteed tasks running on asymmetric multi-core platforms. The proposed scheduler not only determines the frequency of cores and task assignment in order to reduce energy consumption, but also schedules the tasks so that the throughput of all tasks are guaranteed. The implement results indicate that the proposed scheduler consumes 29% less energy than the conventional Compeletely Fair Scheduler with DVFS enabled. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/3750 |
DOI: | 10.6342/NTU201601864 |
全文授權: | 同意授權(全球公開) |
顯示於系所單位: | 資訊工程學系 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-105-1.pdf | 1.23 MB | Adobe PDF | 檢視/開啟 |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。