請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/35862
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 何鏡波 | |
dc.contributor.author | Chien-Chuan Chen | en |
dc.contributor.author | 陳建銓 | zh_TW |
dc.date.accessioned | 2021-06-13T07:47:39Z | - |
dc.date.available | 2005-07-30 | |
dc.date.copyright | 2005-07-30 | |
dc.date.issued | 2005 | |
dc.date.submitted | 2005-07-26 | |
dc.identifier.citation | 參考文獻
[1] Stephen H. Hall, Garrett W. Hall and James A. McCall, High-Speed Digital System Design, John Wiley & Sons, Inc. 2000. [2] 謝金明, 高速數位電路設計暨雜訊防治技術, 全華, 88年. [3] Douglas Brooks, Signal Integrity Issues and Printed Circuit Board Design, Prentice-Hall, Inc.2003. [4] Tom Granberg, Handbook of Digital Techniques for High-Speed Design, Prentice-Hall, Inc. 2004. [5] “Electronic Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits”, ANSI/TIA/EIA-644-A-2001, March 1, 1996. [6] “Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet”, Xilinx Inc., DS083 (v4.0) June 30, 2004. [7] “S19237 Data Sheet”, AMCC Inc., Revision 5.00 April 8, 2004. [8] “RocketIO Transceiver User Guide”, Xilinx Inc., UG024 (v2.4) August 25, 2004. [9] “MT48LC4M32B2 Data Sheet”, Micron Inc., December 2004. [10] “Platform Flash In-System Programmable Configuration PROMS”, Xilinx Inc., DS123 (v2.4) July 20, 2004. [11] “LM1084 Data Sheet”, National Semiconductor Inc. August 2002. [12] “LT1764 Series Data Sheet”, Linear Technology Inc. [13] “LT1963 Data Series Sheet”, Linear Technology Inc. [14] 蘇德龍, “百億位元乙太網路光傳收模組之研製”, 國立台灣科技大學電子工程學研究所 碩士論文, 1993. [15] “DSP Switcher MDx-G15z/MDx-G16/MDx-G30z/MDx-G31 Series Data Sheet”, Marvell Inc., Revision C, August 26, 2004. [16] “Virtex-II Pro Platform FPGA User Guide”, Xilinx Inc., UG012 (v2.4) June 30, 2003. [17] “LTC1383 Data Sheet”, Linear Technology Inc. [18] “AT90S8515 Data Sheet”, Atmel Inc., Revision 0841G September 2001. [19] “S19237 Frequently Asked Questions”, AMCC Inc., Revision 1.00 September 23, 2003. [20] “S19237 Layout Application Note”, AMCC Inc., Revision 1.01 June 29, 2004. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/35862 | - |
dc.description.abstract | 摘要
對於發展高速網路系統,設計一個符合需求的「高速網路可程式化數位邏輯傳送接收之測試平台」是必要的,雖然現今市面上OC-192的傳收晶片(transceiver ICs)的產品己相當成熟,但對於可提供晶片設計平台之商用產品,卻付之闕如。於是本論文將對高速可程式化傳送接收之測試平台的設計與實作,提出開發的方法和實作之成果,以供日後發展高速網路與光通訊之用。 本測試平台選用Xilinx公司的場規劃可程式陣列閘(Field Programmable Gate Arrays,FPGA)XC2VP70晶片和AMCC公司所設計符合SONET STS-192標準之16:1與1:16 S19237傳收晶片。XC2VP70具有20組可傳收高達3.125 Gb/s的信號之Rocket I/O埠,晶片腳位多達1704,而且S19237晶片包含16:1和1:16多工�解多工傳收器( Multiplexing / DeMultiplexing Transceiver )的功能是具有傳送與收接10 Gb/s信號的能力。高速數位電路的信號完整性(Signal Integrity)亦是主要的設計考量重點,分別藉由高速電路信號完整性的模擬軟體工具「ADS(Advance Design System)」及傳輸線特徵阻抗的試算軟體「Polar」來設計10 Gb/s與625 Mb/s之高速傳輸線。使得高速信號能在印刷電路板中傳輸時,其信號能維持一定有效的品質。 在驗證與量測方面,使用硬體描述語言在FPGA上建立偽隨機碼(Pseudo Random Bit Sequences,PRBS)產生器,產生16組625 Mb/s的信號並行傳送16:1 MUX,進而產生一10 Gb/s PRBS之信號,再由數位通訊分析儀(Digital Communication Analyzer,DCA)量測其眼狀圖,使本測試平台的10 Gb/s傳輸功能得到驗證。 | zh_TW |
dc.description.abstract | Abstract
For developing high speed networking, it is necessary to design a high speed programmable networking testing platform that meets our requirement. Currently, OC-192 transceiver ICs are mature product, but no commercial product to provide chip design platform. Therefore, this thesis presents the developing methods and the implementation results for the design and implement of the high speed programmable networking testing platform. The FPGA XC2VP70 chip from Xilinx and 16:1 and 16:1 S19237 transceiver chip from AMCC conformed to SONET STS-192 standard are used to design the high speed programmable networking testing platform. With 1704 pins, the FPGA in XC2VP70 has 20 ports that are able to transmit and receive high speed signals up to 3.125 Gb/s. S19237 chip has the function of 16:1 and 1:16 MUX/DeMux for the transmission and receiving of 10 Gb/s signal. The circuit design is complex and challenging with special requirement of the signal integrity. By using the simulation tools, such as ADS (Advance Design System) and control transmission line characteristic impedance software “Polar”, we are able to design 10 Gb/s and 625 Mb/s high speed transmission lines. The high speed signals can be transmitted in the PCB with acceptable signal quality. In the verification and measurement, the PRBS generator inside FPGA generates sixteen 625 Mb/s signals and these parallel signals are transmitted to the 16:1 MUX, and the MUX outputs a 10 Gb/s PRBS signal. And the eye pattern are measured via DCA ( Digital Communication Analyzer ) to verify the 10 Gb/s transmission ability of this testing platform. | en |
dc.description.provenance | Made available in DSpace on 2021-06-13T07:47:39Z (GMT). No. of bitstreams: 1 ntu-94-R92942078-1.pdf: 1298448 bytes, checksum: d7d2bf260e3ac510584002e52599b389 (MD5) Previous issue date: 2005 | en |
dc.description.tableofcontents | 目 錄
摘要 I Abstract III 致謝 V 目 錄 VII 圖 次 IX 表 次 XII 第一章 緒論 1 1.1 研究目的 2 1.2 論文架構 3 第二章 高速數位電路信號完整性(Signal Integrity)之分析與考量 4 2.1 理想傳輸線基本原理 4 2.2 串擾與反射對高速數位電路的影響 9 2.2 差分信號對高速電路的益處 11 第三章 高速網路可程式化數位邏輯傳送接收之測試平台設計與分析 14 3.1 測試平台之架構 16 3.1.1 系統架構 16 3.1.2 主要元件 18 3.1.3 印刷電路板(PCB)結構 20 3.2 電源設計 22 3.3 記憶體裝置之設計 25 3.3.1 同步動態記憶體 25 3.3.2 可規劃快閃唯讀記憶體 26 3.4 系統時脈電路設計 27 3.5 系統與電腦溝通之介面設計 28 3.6 傳輸線之設計 30 3.6.1 10 GHz 50Ω傳輸線設計模擬 30 3.6.2 實際量測10 GHz 50Ω傳輸線之S參數 33 3.6.3 625 MHz傳輸線設計模擬 37 3.7 10 Gb/s高頻接頭之機構設計 42 第四章 XC2VP70 FPGA與S179237 MUX/DeMUX之功能簡介 44 4.1 XC2VP70 FPGA 之簡介 44 4.2 S19237 MUX/DeMUX之簡介 53 第五章 高速網路可程式化數位邏輯傳送接收之測試平台驗證與量測 55 5.1 測試平台10 Hz傳輸線S參數量測 55 5.2 傳送與量測10 Gb/s偽隨機碼 57 第六章 結論 62 附錄A 64 參考文獻 74 | |
dc.language.iso | zh-TW | |
dc.title | 高速網路可程式化數位邏輯傳收模組之研製 | zh_TW |
dc.title | High Speed 10 Gb/s Digital Logic Programmable Transceiver Testing Platform | en |
dc.type | Thesis | |
dc.date.schoolyear | 93-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 吳靜雄,何旻真,馮開明,廖顯奎 | |
dc.subject.keyword | 高速電路, | zh_TW |
dc.subject.keyword | 10 Gb/s,FPGA,MUX/DeMUX, | en |
dc.relation.page | 74 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2005-07-26 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電信工程學研究所 | zh_TW |
顯示於系所單位: | 電信工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-94-1.pdf 目前未授權公開取用 | 1.27 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。