請用此 Handle URI 來引用此文件：
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/35636完整後設資料紀錄
| DC 欄位 | 值 | 語言 |
|---|---|---|
| dc.contributor.advisor | 馮武雄 | |
| dc.contributor.author | Ming-Chang Sun | en |
| dc.contributor.author | 孫銘彰 | zh_TW |
| dc.date.accessioned | 2021-06-13T07:02:19Z | - |
| dc.date.available | 2005-07-28 | |
| dc.date.copyright | 2005-07-28 | |
| dc.date.issued | 2005 | |
| dc.date.submitted | 2005-07-27 | |
| dc.identifier.citation | [1] H. Samavati, H. R. Rategh, and T. H. Lee, “A 5-GHz CMOS wireless LAN receiver front end,” IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 765–772, May 2000.
[2] S. Mirabbasi and K. Martin, “Classical and modern receiver architectures,” IEEE Commun. Mag., vol. 38, pp. 132–139, Nov. 2000. [3] B. Razavi, RF Microelectronics. Prentice-Hall, 1998. [4] A. A. Abidi, “Direct-conversion radio transceivers for digital communications,”IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1399–1410, Dec. 1995. [5] W. Namgoong and T. H. Meng, “Direct-conversion RF receiver design,” IEEE Trans. Commun., vol. 49, no. 3, pp. 518–529, Mar. 2001. [6] J. Crols and M. S. J. Steyaert, “A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology,” IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1483–1492, Dec. 1995. [7] J. R. Long, “A low-voltage 5.1–5.8-GHz image-reject downconverter RF IC,”IEEE J. Solid-State Circuits, vol. 35, no. 9, pp. 1320–1328, Sept. 2000. [8] F. Behbahani, Y. Kishigami, J. Leete, and A. A. Abidi, “CMOS mixers and polyphase filters for large image rejection,” IEEE J. Solid-State Circuits, vol. 36, no. 6, pp. 873–887, June 2001. [9] L. Der and B. Razavi, “A 2-GHz CMOS image-reject receiver with LMS calibration,”IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 167–175, Feb. 2003. [10] M. A. I. Elmala and S. H. K. Embabi, “Calibration of phase and gain mismatches in weaver image-reject receiver,” IEEE J. Solid-State Circuits, vol. 39, no. 2, pp. 283–289, Feb. 2004. [11] E. Ragonese, A. Italia, L. La Paglia, and G. Palmisano, “Silicon bipolar up and down-converters for 5-GHz WLAN applications,” in Solid-State Circuits Conference, 2004. ESSCIRC 2004. Proceeding of the 30th European, Sept.21–23, 2004, pp. 75–78. [12] T.-K. Nguyen, N.-J. Oh, C.-Y. Cha, Y.-H. Oh, G.-J. Ihm, and S.-G. Lee,“Image-rejection CMOS low-noise amplifier design optimization techniques,”IEEE Trans. Microwave Theory Tech., vol. 53, no. 2, pp. 538–547, Feb. 2005. [13] C. Guo, C.-W. Lo, Y.-W. Choi, I. Hsu, T. Kan, D. Leung, A. Chan, and H. C. Luong, “A fully integrated 900-MHz CMOS wireless receiver with on-chip RF and IF filters and 79-dB image rejection,” IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1084–1089, Aug. 2002. [14] D. K. Shaeffer and T. H. Lee, “A 1.5-V, 1.5-GHz CMOS low noise amplifier,”IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 745–759, May 1997. [15] N. H. E.Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective, 2nd ed. Addison-Wesley, 1993. [16] J. Craninckx and M. S. J. Steyaert, “A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors,” IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 736–744, May 1997. [17] A. M. Niknejad and R. G. Meyer, “Analysis, design, and optimization of spiral iinductors and transformers for Si RF IC’s,” IEEE J. Solid-State Circuits, vol. 33, no. 10, pp. 1470–1481, Oct. 1998. [18] W. B. Kuhn and N. M. Ibrahim, “Analysis of current crowding effects in multiturn spiral inductors,” IEEE Trans. Microwave Theory Tech., vol. 49, no. 1, pp. 31–38, Jan. 2001. [19] C. Bowick, RF Circuit Design, 1st ed. Howard W. Sams and Co., 1982. [20] D. K. Shaeffer and T. H. Lee, “Corrections to “a 1.5-V, 1.5-GHz CMOS low noise amplifier”,” IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1397–1398, June 2005. [21] A. van der Ziel, Noise in Solid State Devices and Circuits. New York: Wiley,1986. [22] A. R. Shahani, D. K. Shaeffer, and T. H. Lee, “A 12-mW, wide dynamic range CMOS front-end for a portable GPS receiver,” IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2061–2070, Dec. 1997. [23] C.-Y. Cha and S.-G. Lee, “A 5.2-GHz LNA in 0.35-μm CMOS utilizing interstage series resonance and optimizing the substrate resistance,” IEEE J. Solid-State Circuits, vol. 38, no. 4, pp. 669–672, Apr. 2003. | |
| dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/35636 | - |
| dc.description.abstract | 使用互補式金氧半導體（CMOS）技術來設計射頻（radio frequency）無線電路在最近幾年受到了很大的注意，已經有很多相關領域的設計技巧、著作發表在雜誌、期刊上。低雜訊放大器（low noise amplifier）是射頻電路中的基本建構方塊，然而輸入阻抗匹配（input impedance matching）的問題通常都被過渡簡化，或是基於一些共識而省略不談；因此高頻率的低雜訊放大器在設計上變得耗費時間。在這篇論文中，我們探討了串疊式（cascode）CMOS低雜訊放大器的輸入阻抗匹配的困難所在，並提出一個明確的設計方法，使得輸入阻抗的設計變得有方向可循，而不需要經由嘗試錯誤的方法。除了輸入阻抗的問題外，傳統的超外插（superheterodyne）收發器（transceiver）使用許多的離散式（discrete）帶通濾波器（band-pass filter）因而使得電路無法進一步整合到單一晶片上，因此本論文的另一個設計目標是將點拒濾波器（notch filter）整合到超外插收發器裏面。
我們在這篇論文中使用一個新的技巧來設計鏡像訊號消除（image-reject）的串疊式CMOS低雜訊放大器。除了先前所提的輸入阻抗匹配方法之外，我們也提出並分析具有高的鏡像訊號消除能力的4階T型結構的點拒濾波器。我們在本論文中採用重複使用電流的技巧來節省電源功率並用以提高輸出功率增益，同時使用台積電的0.18微米製程來設計一個應用於2.4 GHz、具有高的鏡像訊號消除能力的低雜訊放大器來驗證所提出的電路架構。使用晶圓廠的元件模型得到的模擬結果顯示在1.7 GHz的鏡像頻率可達到 32 dB的鏡像消除能力，而在2.4 GHz的操作頻率具有19 dB的輸出增益。整個電路操作在1.5 V的電壓，消耗功率是4.6毫瓦(mW)。 | zh_TW |
| dc.description.abstract | The design of radio frequency (RF) circuits using CMOS technology has gained many focuses in recent years. Many fantastic design techniques have been published in many literatures. Low noise amplifier (LNA) is one of the well-studied building block for RF circuits. However, the basic problem of input matching have been oversimplified or sometimes even ignored by common assumption. This makes the design of a high frequency LNA be time-consuming. In this dissertation, the difficulty of the input matching for cascode CMOS LNA is explored and a design methodology is proposed to achieve input matching in an explicit approach. In addition to the input matching problem, another design goal is the integration of image-reject (IR) filter for superheterodyne transceivers since the external band-pass filter prevents further integration for RF circuits.
A new design technique for image-reject CMOS low-noise amplifiers (LNAs) is presented in this dissertation. In addition to the proposed input matching method, a passive notch filter with high image-reject ability is analyzed. This improved design technique uses a 4th-order symmetric T-coil notch filter to achieve image-reject function. Current reuse technique is adapted in the proposed technique to save power and to boost power gain. A 2.4 GHz image-reject LNA is designed with TSMC 0.18 μm CMOS process to demonstrate the potentially high image-reject ability of the proposed architecture. Simulation results using available foundry models show about 32 dB image rejection at 1.7 GHz. The power gain of the design is 19 dB and the total power consumption is about 4.6 mW at 1.5 V power supply. | en |
| dc.description.provenance | Made available in DSpace on 2021-06-13T07:02:19Z (GMT). No. of bitstreams: 1 ntu-94-F86921053-1.pdf: 1859669 bytes, checksum: 8f3356dd2ddaabb1cc5a51d376b17462 (MD5) Previous issue date: 2005 | en |
| dc.description.tableofcontents | Abstract vii
Contents xi List of Figures xvi List of Tables xvii 1 Introduction 1 1.1 Motivation . . . . . . . . . . . . . . . . . . 1 1.2 General Considerations . . . . . . . . . . . . 2 1.3 Thesis Organization . . . . . . . . . . . . .. 5 2 Receiver Architectures 7 2.1 Superheterodyne Receiver . . . . . . . . . . . 7 2.1.1 Problem of Image Rejection . . . . . . . . . 8 2.2 Homodyne Receiver . . . . . . . . . . . . . . 10 2.2.1 DC-Offsets . . . . . . . . . . . . . . . . 11 2.2.2 1/f Noise . . . . . . . . . . . . . . . . . 11 2.2.3 I/QMismatch . . . . . . . . . . . . . . . . 12 2.3 Reviewof Image-Reject Techniques . . . . . . .12 2.3.1 Image-RejectMixer . . . . . . . . . . . . . 13 2.3.2 Image-Reject LNA . . . . . . . . . . . . . 16 3 Input Matchig Design for LNAs 19 3.1 Traditional Matching . . . . . . . . . . . . 19 3.1.1 Common Input Matching Configurations . . . 19 3.1.2 Input Matching for Source-Degenerated LNA . 20 3.2 Proposed Input Matching Method . . . . . . . 26 3.2.1 The Effect of the Impedance Zd . . . . . . 26 3.2.2 Requirements for Zd . . . . . . . . . . . . 28 3.3 Design of the Drain Impedance . . . . . . . . 30 3.3.1 Design Procedure . . . . . . . . . . . . . 30 3.3.2 A One-Step Design Example . . . . . . . . . 32 3.4 Noise Analysis . . . . . . . . . . . . . . . 37 4 Designof IRLNA 47 4.1 4th-order notch filters . . . . . . . . . . . 47 4.1.1 Low-Injection Type T-coil Notch Filter . .. 48 4.1.2 High-InjectionType T-coil Notch Filter . .. 49 4.2 Proposed Image-Reject Low-Noise Amplifier . . 51 4.2.1 Design Considerations . . . . . . . . . . . 51 4.2.2 Design for Optimal Noise Performance . . .. 52 4.2.3 Complete Design . . . . . . . . . . . . . . 55 4.2.4 Simulation Results . . . . . . . . . . . .. 58 4.3 Chip Implementation . . . . . . . . . . . . . 67 4.3.1 Chip Layout . . . . . . . . . . . . . . . 67 5 Conclusions 71 Bibliography 75 | |
| dc.language.iso | en | |
| dc.subject | 輸入阻抗匹配 | zh_TW |
| dc.subject | 雜訊指標 | zh_TW |
| dc.subject | 點拒濾波器 | zh_TW |
| dc.subject | 鏡像訊號消除 | zh_TW |
| dc.subject | input-matching | en |
| dc.subject | Noise Figure | en |
| dc.subject | notch filter | en |
| dc.subject | image-reject | en |
| dc.title | 使用新穎輸入阻抗匹配技巧的鏡像訊號消除CMOS低雜訊放大器之設計 | zh_TW |
| dc.title | Design of Image-Reject CMOS Low-Noise Amplifiers with Novel Input-Matching Techniques | en |
| dc.type | Thesis | |
| dc.date.schoolyear | 93-2 | |
| dc.description.degree | 博士 | |
| dc.contributor.oralexamcommittee | 曹恆偉,李泰成,林登彬,張勝良,張國恩 | |
| dc.subject.keyword | 輸入阻抗匹配,鏡像訊號消除,點拒濾波器,雜訊指標, | zh_TW |
| dc.subject.keyword | input-matching,image-reject,notch filter,Noise Figure, | en |
| dc.relation.page | 79 | |
| dc.rights.note | 有償授權 | |
| dc.date.accepted | 2005-07-27 | |
| dc.contributor.author-college | 電機資訊學院 | zh_TW |
| dc.contributor.author-dept | 電機工程學研究所 | zh_TW |
| 顯示於系所單位： | 電機工程學系 | |
文件中的檔案：
| 檔案 | 大小 | 格式 | |
|---|---|---|---|
| ntu-94-1.pdf 未授權公開取用 | 1.82 MB | Adobe PDF |
系統中的文件，除了特別指名其著作權條款之外，均受到著作權保護，並且保留所有的權利。