請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/34281
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 陳少傑(Sao-Jie Chen) | |
dc.contributor.author | Ting-Chun Lin | en |
dc.contributor.author | 林鼎鈞 | zh_TW |
dc.date.accessioned | 2021-06-13T06:01:12Z | - |
dc.date.available | 2006-07-20 | |
dc.date.copyright | 2006-07-20 | |
dc.date.issued | 2006 | |
dc.date.submitted | 2006-06-23 | |
dc.identifier.citation | [1] F. W. Grover, Inductance Calculations: Working Formulas and Tables, Dover Publications, 1973.
[2] S. H. Hall, G. W. Hall, and J. A. McCall, High-Speed Digital System Design, John Wiley & Sons, Inc., 2000. [3] M. Kamon, M. J. Tsuk, and J. K. White, “FastHenry: a Multipole Accelerated 3-D Inductance Extraction Program,” Design Automation Conference, pp. 678-683, Jun. 1993. [4] S. W. Tu, W. Z. Shen, Y. W. Chang, and T. C. Chen, “Inductance Modeling for On-Chip Interconnects,” IEEE Symposium on Circuits and Systems, vol. 3, pp. 787-790, May 2002. [5] K. Nabors and J. White, “FastCap: a Multipole Accelerated 3-D Capacitance Extraction Program,” IEEE Trans. on Computer-Aided Design, vol. 10, no. 11, pp.1447-1459, Nov. 1991. [6] K. Nabors, S. Kim, J. White, and S. Senturia, “Fast Capacitance Extraction of General Three-Dimensional Structures,” International Conference on Computer Design, pp. 1496-1506, Oct. 1991. [7] S. Balakrishnan, J. H. Park, H. Kim, Y. M. Lee, and C. P. Chen, “Linear Time Hierarchical Capacitance Extraction without Multipole Expansion,” International Conference on Computer Design, pp. 98-103, Sept. 2001. [8] Y. I. Ismail, E. G. Friedman, “Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits,” Design Automation Conference, pp. 721-724, Jun. 1999. [9] L. He and K. M. Lepak, “Simultaneous Shield Insertion and Net Ordering for Capacitive and Inductive Coupling Minimization,” IEEE International Symposium on Physical Design, pp. 55-60, Apr. 2000. [10] The International Technology Roadmap for Semiconductors (2001). [11] X. Qi, G. Wang, Z. Yu, and R. W. Dutton, “On-Chip Inductance Modeling and RLC Extraction of VLSI Interconnects for Circuit Simulation,” Custom Integrated Circuits Conference, pp. 487-490, May 2000. [12] L. He, N. Chang, S. Lin, and O. S. Nakagawa, “An Efficient Inductance Modeling for On-Chip Interconnects,” Custom Integrated Circuits Conference, pp. 457-460, May 1999. [13] J. Cong, L. He, A. B. Kahng, D. Noice, N. Shirali, and S. H. C. Yen, “Analysis and Justification of a Simple, Practical 2 1/2-D Capacitance Extraction Methodology,” Design Automation Conference, pp. 627-632, Jun. 1997. [14] C. K. Cheng, J. Lillis, S. Lin, and N. Chang, Interconnect Analysis and Synthesis, John Wiley & Sons, Inc, 2000. [15] A. E. Ruehli, “Inductance Calculations in a Complex Integrated Circuit Environment,” IBM J. Research and Development, vol. 16, no.5, pp. 470-481, Sep. 1972. [16] P. A. Brennan, N. Raver, and A. E. Ruehli, “Three-Dimensional Inductance Computations with Partial Element Equivalent Circuits,” IBM J. Research and Development, vol. 23, no.6, pp. 661-668, Nov. 1979. [17] A. E. Ruehli, “Equivalent Circuit Models for Three-Dimensional Multiconductor Systems,” IEEE Trans. on Microwave Theory and Techniques, vol. 22, no. 3, pp. 216-221, Mar. 1974. [18] Raphael User Manual, Avant! Corporation. [19] M. Kamon, M. Tsuk, C. Smithhisler, and J. White, “Efficient Techniques for Inductance Extraction of Complex 3-D Geometries,” International Conference on Computer Aided Design, pp. 438-442, Nov. 1992. [20] H. Kim and C. P. Chen, “Be Careful of Self and Mutual Inductance Formulae,” 2001, unpublished paper, http://cc.ee.ntu.edu.tw/~cchen/research/1_CompInduc t9_.pdf [21] T. Lin, M. W. Beattie, and L. T. Pileggi, “On the Efficacy of Simplified 2D On-Chip Inductance Models,” Design Automation Conference, pp. 757-762, Jun. 2002. [22] M. Xu and L. He, “An Efficient Model for Frequency-Dependent On-Chip Inductance,” Great Lakes Symposium on VLSI (GLSVLSI), pp. 115-120, Apr. 2001. [23] N. Chang, V. Kanevsky, O. S. Nakagawa, K. Rahmat, and S. Y. Oh, “Fast Generation of Statistically-Based Worst-Case Modeling for On-Chip Interconnect,” International Conference on Computer Design, pp. 720-725, Oct. 1997. [24] A. Devgan, H. Ji, and W. Dai, “How to Efficiently Capture On-Chip Inductance Effects: Introducing a New Circuit Element K,” International Conference on Computer Aided Design, pp. 150-155, Nov. 2000. [25] N. N. Rao, Elements of Engineering Electromagnetics, Prentice Hall, Inc., 2000. [26] K. M. Coperich and A. E. Ruehli, “Enhanced Skin Effect for Partial-Element Equivalent-Circuit (PEEC) Models,” IEEE Trans. on Microwave Theory and Techniques, vol. 48, no. 9, pp. 1435-1442, Sept. 2000. [27] M. J. Tsuk and A. J. Kong, “A Hybrid Method for the Calculation of the Resistance and Inductance of Transmission Lines with Arbitrary Cross Sections,” IEEE Trans. on Microwave Theory and Techniques, vol. 39, no. 8, pp. 1338-1347, Aug. 1991. [28] H. A. Wheeler, “Formulas for the Skin Effect,” Proceedings of the Institute of Radio Engineers, vol. 30, pp. 412-424, Sep. 1942. [29] P. Silvester, “Modal Network Theory of Skin Effect in Flat Conductors,” Proceedings of the IEEE, vol. 54, no. 9, pp. 1147-1151, Sept. 1966. [30] S. Kim and D. P. Neikirk, “Compact Equivalent Circuit Model for the Skin Effect,” IEEE-MTT-S International Microwave Symposium, vol. 3, no.3, pp. 1147-1151, Jun. 1996. [31] B. Krauter and S. Mehrotra, “Layout Based Frequency Dependent Resistance and Inductance Extraction for On-Chip Interconnect Timing Analysis,” Design Automation Conference, pp. 303-308, Jun. 1998. [32] S. Mei and Y. I. Ismail, “Modeling Skin Effect with Reduced Decoupled R-L Circuits,” Proceedings of IEEE International Symposium on Circuits and Systems, pp. 588-591, May 2003. [33] S. Mei and Y. I. Ismail, “Modeling Skin and Proximity Effects with Reduced Realizable RL Circuits,” IEEE Trans. on VLSI Systems, vol. 12, no. 4, pp. 437-447, Apr. 2004. [34] A. A. Ghandakly and R. L. Curran, “A Model to Predict Current Distributions in Bundled Cables for Electric Glass Melters,” IEEE Trans. on Industry Applications, vol. 26, no. 6, pp. 1043-1048, Nov.-Dec. 1990. [35] D. G. Zill and M. R. Cullen, Differential Equations with Boundary-Value Problems, Brooks/Cole, 2001. [36] C. H. Durney and C. C. Johnson, Introduction to Modern Electromagnetics, McGraw Hill, 1969. [37] M. Abramowitz and I. A. Stegun, Handbook of Mathematical Functions with Formulas, Graphs, and Mathematical Tables, Dover Publications, 1972. [38] A. P. Prudnikov, O. I. Marichev, and Y. A. Brychkov, Integrals and Series, Gordon and Breach Science Publishers, 1990. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/34281 | - |
dc.description.abstract | 晶片電感的模塑是現今超大型積體電路設計中最熱門的話題之一。快速且準確地根據不同的操作頻率計算晶片電感的值是很重要的。
隨著操作頻率超過十億赫茲,晶片電感所造成的效應將不能再像往常一樣的被忽略。有許多不同的研究專注在模塑晶片電感的效應,而他們大部分都是場擷取器(field solver),例如FastHenry。場擷取器提供了精確的量測以及模擬結果,但是他們卻需要花費很多算上的時間。 在這篇論文裡,我們提出了一個新的方法來模塑晶片電感,而這個方法是針對集膚效應(skin effect)這個現象為主。我們首先套用容積細絲模型(volume filament model)來將導線本身切成更小的細絲(filament),然後測量每一條的電感值。在這之後,我們我們會將每一條測出來的值,乘以一個由電流分布密度(current density distribution)得來的衡量因子(weighting factor)。在這裡,我們為了將電流分布密度的預測簡單化,我們會使用數學近似的方法。當最後每條細絲都乘上了衡量因子,我們會把他們加總,得到最後的電感值。 由於使用了近似的公式來預測電流分布密度,我們可以大大的減少自身電感(self inductance)以及相互電感(mutual inductance)的測量上所需要的計算時間,而且不會損失其準確性。因此,整個晶片上的晶片電感萃取便可快速且準確地被完成。 | zh_TW |
dc.description.abstract | On-chip inductance modeling is one of the most popular issues in VLSI designs nowadays. It is important to calculate on-chip inductance values efficiently and accurately according to the operating frequencies.
As the operating frequency reaches over gigahertz, the effect of inductance can no longer be ignored as it used to be. There are many of different researches focusing on modeling on-chip inductance and most of them are field solvers such as FastHenry. Field solvers provide accurate evaluated results but they require much more computational complexity and are time consuming. In this Thesis, we proposed a new method of modeling on-chip inductance that features the skin effect phenomenon. We first apply the volume filament model to divide the traces into smaller filaments and then evaluate the inductance value of each filament. After that, we multiply each filament with a weighting factor, which is derived from the current density distribution in the trace. Here we made the prediction of current density distribution easy to calculate by using mathematical approximation. Having all the weighted inductance value of each filament, we can therefore derive the inductance value of the whole trace. By using the approximated formulation of current density distribution, we can tremendously decrease the time of evaluating both self-inductance and mutual inductance values without losing accuracy. Therefore, the whole chip inductance extraction can be completed accurately and efficiently. | en |
dc.description.provenance | Made available in DSpace on 2021-06-13T06:01:12Z (GMT). No. of bitstreams: 1 ntu-95-R93921030-1.pdf: 814925 bytes, checksum: 57e98c33cb16066719e6517b77741bcf (MD5) Previous issue date: 2006 | en |
dc.description.tableofcontents | ABSTRACT i
LIST OF FIGURES v CHAPTER 1 INTRODUCTION 1 1.1 Motivation 1 1.2 Difficulties of Inductance Extraction 2 1.3 Inductance Calculation 4 1.3.1 Loop Inductance 4 1.3.2 Partial Inductance 5 1.4 Previous Work 8 1.5 Our Contribution 10 1.6 Thesis Organization 11 CHAPTER 2 HIGH FREQUENCY EFFECTS 13 2.1 High Speed Behavior of Interconnect 13 2.2 Skin Effect 14 2.2.1 The Cause of Skin Effect 15 2.2.2 Frequency Dependent Resistance and Inductance 16 2.2.3 Skin Depth 17 2.3 Proximity Effect 18 2.4 Skin Effect Modeling 19 2.5 Volume Filament Model 21 2.5.1 Brief Overview 21 2.5.2 Discretization 22 CHAPTER 3 CURRENT DISTRIBUTION MODEL 25 3.1 Introduction 25 3.2 Bessel Function 26 3.3 Modified Bessel Function 29 3.4 Current Distribution Computation 31 3.5 Simplified Current Distribution Model 35 CHAPTER 4 INDUCTANCE MODEL 41 4.1 Brief Overview 41 4.2 Self Inductance Modeling 42 4.2.1 Formula Based Model 42 4.2.2 The Compound Current Density Model 44 4.2.3 Estimation of Self Inductance 45 4.3 Mutual Inductance Modeling 48 4.3.1 Estimation of Mutual Inductance 49 4.3.2 Some Discussion about Mutual Inductance 50 CHAPTER 5 EXPERIMENTAL RESULTS 53 5.1 Characteristics of Our Model 53 5.2 Self Inductance 56 5.3 Mutual Inductance 59 CHAPTER 6 CONCLUSION 61 REFERENCE 63 | |
dc.language.iso | en | |
dc.title | 頻率相依晶片電感之模塑 | zh_TW |
dc.title | Frequency Dependent On-Chip Inductance Modeling | en |
dc.type | Thesis | |
dc.date.schoolyear | 94-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 張耀文(Yao-Wen Chang),張克正(Keh-Jeng Chang),陳中平(Chung-Ping Chen),熊博安(Pao-Ann Hsiung) | |
dc.subject.keyword | 電感,集膚效應, | zh_TW |
dc.subject.keyword | inductance,modeling,skin effect, | en |
dc.relation.page | 66 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2006-06-23 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電機工程學研究所 | zh_TW |
顯示於系所單位: | 電機工程學系 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-95-1.pdf 目前未授權公開取用 | 795.83 kB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。