請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/33565
標題: | 解連線誤差之CMOS延遲鎖定迴路設計與實作 Design and Implementation of CMOS Delay-Locked Loop for Interconnection Deskew |
作者: | Cheng-Kuang Lin 林呈光 |
指導教授: | 陳少傑 |
關鍵字: | 延遲鎖定迴路, Delay-Locked Loop, |
出版年 : | 2006 |
學位: | 碩士 |
摘要: | 由於現今對於高傳輸頻寬及高速運作的需求,時間邊界(Timing Margin)亦相對受到了壓縮。不良的連線品質會影響到資料的傳輸速率,因此如何增進傳送與接收資料的品質成了一項重要的課題。延遲鎖定迴路可被用來校正時脈與資料間的相位誤差。
第一章為我的研究動機以及延遲鎖定迴路的應用。 在第二章中,會針對延遲鎖定迴路的基本原理做一介紹。藉由連續時域與離散時域模型的分析,可以了解其運作方式以及各參數對系統所造成的影響。 延遲鎖定迴路的各子方塊及其功用會在第三章中做介紹,電路設計的要點亦會予以討論。 第四章為延遲鎖定迴路整個系統的架構,各個子方塊電路的模擬結果會在此章呈現。 在第五章會介紹一個源同步點對點的平行傳輸介面,在第四章所設計的延遲鎖定迴路可被運用在此系統中以供連線相位誤差之補償。第六章為最後的結論。 Nowadays, as the demand for high bandwidth links and high speed operation, the timing margin is shrinking. The poor performance of link will limit the data rate. How to improve the quality of transmitting and receiving data becomes an important issue. DLLs are one of the components that can be used to correct the timing skew of clock and data. In chapter 1, the motivation of why I choose this topic to research and the applications of DLLs are described. In chapter 2, the fundamental concepts of DLLs are introduced. The continuous-time and discrete-time models of a DLL are then presented to understand its behavior and research how its performance is affected by the system parameters. In chapter 3, each function block of a DLL and its functions are introduced. The design issues of each circuit are described. The entire system, each circuit block, and the simulation results are shown in chapter 4. In chapter 5, a source-synchronous point-to-point parallel link is introduced. The DLL designed in chapter 4 is utilized for skew-compensation. The algorithm for deskew is also introduced. Chapter 6 is my conclusion. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/33565 |
全文授權: | 有償授權 |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-95-1.pdf 目前未授權公開取用 | 4.63 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。