請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/29725
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 胡振國 | |
dc.contributor.author | Jung-Chin Chiang | en |
dc.contributor.author | 江榮進 | zh_TW |
dc.date.accessioned | 2021-06-13T01:16:21Z | - |
dc.date.available | 2008-08-26 | |
dc.date.copyright | 2007-07-25 | |
dc.date.issued | 2007 | |
dc.date.submitted | 2007-07-19 | |
dc.identifier.citation | [1] D. Kahng and M. M. Atalla, “Silicon-Silicon Dioxide Surface Device,” IRE Device Research Conference, Pittsburgh, 1960.
[2] G. E. Moore, “Progress in Digital Integrated Circuit,” in IEDM Tech. Dig, p. 11, 1975. [3] N. Barin, M. Braccioli, C. Fiegna, and E. Sangiorgi, “Scaling the high-performance double-gate SOI MOSFET down to the 32 nm technology node with SiO2-based gate stacks,” in IEDM Tech. Dig, p. 609-612, 2005. [4] Khakifirooz Ali, Antoniadis, and Dimitri A., “Transistor Performance Scaling: The Role of Virtual Source Velocity and Its Mobility Dependence,” in IEDM Tech. Dig, p. 1-4, 2006. [5] J. H. Lee, K. Koh, N. I. Lee, M. H. Cho, Y. K. Kim, J. S. Jeon, K. H. Cho, H. S. Shin, M. H. Kim, K. Fugihara, H. K. Kang, and J. T. Moon, “Effect of Polysilicon Gate on the Flatband Voltage Shift and Mobility Degradation for ALD-Al2O3 Gate Dielectric,” in IEDM Tech. Dig., p. 645-648, 2000. [6] H. J. Osten, J. P. Liu, P. Gaworzewski, E. Bugiel, and P. Zaumseil, “High-k Gate Dielectrics with Ultra-low Leakage Current Based on Praseodyminum Oxide,” in IEDM Tech. Dig., p. 653-656, 2000. [7] L. Kang, B. H. Lee, W. J. Qi, Y. Jeon, R. Nieh, S. Gopalan, K. Onishi, and J. C. Lee, “Electrical Characteristics of Highly Reliable Ultra-thin Hafnium Oxide Gate Dielectric,” IEEE Electron Device Lett., vol. 21, pp. 181-183, Apr. 2000. [8] J. C. Lee, H. J. Cho, C. S. Kang, S. Rhee, Y. H. Kim, R. Choi, C. Y. Kang, C. Choi, and M. Abkar, “High-k dielectrics and MOSFET characteristics,” in IEDM Tech. Dig, p. 4.4.1-4.4.3, 2003. [9] F. Y. Yen, C. L. Hung, Y. T. Hou, P. F. Hsu, V. S. Chang, P. S. Lim, L. G. Yao, J. C. Jiang, H. J. Lin, C. C. Chen, Y. Jin, S. M. Jang, H. J. Tao, S. C. Chen, and M. S. Liang, “Effective Work Function Engineering of TaxCy Metal Gate on Hf-Based Dielectrics,” IEEE Electron Device Lett., vol. 28, pp. 201-203, March, 2007. [10] B. Guillaumot, X. Garros, F. Lime, K. Oshima, J. A. Chroboczek, P. Masson, R. Truche, A. M. Papon, F. Martin, J. F. Damlencourt, S. Maitrejean, M. Rivoire, C. Leroux, S. Cristoloveanu, G. Ghibaudo, J. L. Autran, T. Skotnicki, and S. Deleonibus, “Metal gate and high-k integration for advanced CMOS devices,” in Symp. Plasma- and Process-Induced Damage, p. 56-60, 2003. [11] S. B. Samavedam, M. H. Tseng, P. J. Tobin, J. Mogab, S. Dakshina-Murthy,L. B. La, J. Smith, J. Schaeffer, M. Zavala, R. Martin, B. Y. Nguyen, L. Hebert, O. Adetutu, V. Dhandapani, T. Y. Luo, R. Garcia, P. Abramowitz, M. Moosa, D. C. Gilmer, C. Hobbs, W. J. Taylor, J. M. Grant, R. Hegde, S. Bagchi, E. Luckowski, V. Arunachalam, and M. Azrak, “Metal gate MOSFETs with HfO2 gate dielectric,” in Symp. VLSI Tech. Dig., p. 24-25, 2002. [12] International Technology Roadmap for Semiconductor (ITRS). [Online]. http://www.itrs.net/reports.html [13] [Online]. http://www.intel.com/technology/silicon/45nm_technology.htm [14] A. Nathan, and B. R. Chalamala, “Flexible electronics technology, part II: materials and devices,” in Proc. IEEE, p. 1391-1393, 2005. [15] A. Drost, G. Klink, M. Feil, and K. Bock, “Studies of fine pitch patterning by reel-to-reel processes for flexible electronic systems,” in Symp. Advanced Packaging Materials: Processes, Properties and Interfaces, p. 130-135, 2005. [16] D. R. Cairns, and G. P. Crawford, “Electromechanical properties of transparent conducting substrates for flexible electronic displays,” in Proc. IEEE, p. 1451-1458, 2005. [17] A. Sazonov, D. Striakhilev, Czang-Ho Lee, and A. Nathan, “Low-temperature materials and thin film transistors for flexible electronics,” in Proc. IEEE, p. 1420-1428, 2005. [18] S. P. Lacour, J. Jones, S. Wagner, T. Li, and Z. Suo, “Stretchable interconnects for elastic electronic surfaces,” in Proc. IEEE, vol. 93, pp. 1459–1466, Aug. 2005. [19] Y. Chen, J. Au, P. Kazlas, A. Ritenour, H. Gates, and J. Goodman, “Ultra-thin, high-resolution, flexible electronic ink displays addressed by a-Si active-matrix TFT backplanes on stainless steel foil,” in IEDM Tech. Dig, p. 389-392, 2002. [20] Seung H. Ko, Heng Pan, Costas P. Grigoropoulos, Christine K. Luscombe, Jean M. J. Fréchet, and Dimos Poulikakos, “Air stable high resolution organic transistors by selective laser sintering of ink-jet printed metal nanoparticles,” Appl. Phys. Lett., vol. 90, pp. 141103-1-141103-3, 2007. [21] K. Jain, M. Klosner, M. Zemel, and S. Raghunandan, “Flexible electronics and displays: high-resolution, roll-to-roll, projection lithography and photoablation processing technologies for high-throughput production,” in Proc. IEEE, p. 1500-1510, 2005. [22] Richard E. Rocheleau, Steven S. Hegedus, Wayne A. Buchanan, and Scott C. Jackson, “Novel photochemical vapor deposition reactor for amorphous silicon solar cell deposition,” Appl. Phys. Lett., vol. 51, 1987. [23] Hiroaki Kakiuchi,a Hiromasa Ohmi, Makoto Harada, Heiji Watanabe, and Kiyoshi Yasutake, “Highly efficient oxidation of silicon at low temperatures using atmospheric pressure plasma,” Appl. Phys. Lett., vol. 90, pp. 091909-1-091909-3, 2007. [24] T. W. Law, C. K. Liu, P. L. Cheng, I. T. Chong, and David C. C. Lam, “Novel Low Temperature BaTiO3 Film Capacitors,” Electronic Components and Technology Conference, pp. 1714-1717, 2002. [25] R. L. DeLeon, L. Sun, E. F. Rexer, J. Charlebois, J. F. Garvey, E. W. Forsythe and G. S. Tompa, “Laser Assisted Molecular Beam Deposition of Si, C and SiC Films,” Materials Research Society Symp., p. 573, 1997. [26] R. L. DeLeon, J. F. Garvey, G. S. Tompa, R. Moore, and H. Efstathiadis, “Laser Assisted Molecular Beam Deposition of Thin Films for Gate Dielectric Applications,” Materials Research Society Symp., p. 93, 2003. [27] Nipun Misra, Li Xu, Yaoling Pan, Nathan Cheung, and Costas P. Grigoropoulos, “Excimer laser annealing of silicon nanowires,” Appl. Phys. Lett., vol. 90, pp. 111111-1-111111-3, 2007. [28] Moon Sig Joo, Byung Jin Cho, N. Balasubramanian, and Dim-Lee Kwong, “Stoichiometry dependence of Fermi-level pinning in fully silicided (FUSI) NiSi gate on high-K dielectric,” IEEE Electron Device Lett., vol. 26, pp. 882-884, Dec., 2005. [29] J. McPherson, J. Y. Kim, A. Shanware, and H. Mogul, “Thermochemical description of dielectric breakdown in high dielectric constant materials,” Appl. Phys. Lett., vol. 82, pp. 2121-2123, Mar. 2003. [30] J. Roberson, “Band offsets of wide-band-gap oxides and implications for future electronic devices,” J. Vac. Sci. Technol. B, vol. 18, pp. 1785-1791, May/Jun 2000. [31] K. J. Yang, and C. Hu, “MOS Capacitance Measurement for High-Leakage Thin Dielectrics,” IEEE Trans. Electron Devices, vol. 46, pp. 1500-1501, July 1999. [32] Hang-Ting Lue, Chih-Yi Liu, and Tseung-Yuen Tseng, “An Improved Two-Frequency Method of Capacitance Measurement for SrTiO3 as High-k Gate Dielectric,” IEEE Electron Device Lett., vol. 23, pp. 553-555, March, 2002. [33] K. Yang, Y. C. King, and C. Hu, “Quantum Effect in Oxide Thickness Determination from Capacitance measurement,” in Symp. VLSI Tech. Dig., pp. 77-78, 1999. [34] Y. H. Shih, S. R. Lin, T. M. Wang, and J. G. Hwu, “High Sensitive and Wide Detecting Range MOS Tunneling Temperature Sensors for On-Chip Temperature Detector,” IEEE Transactions on Electron Devices, vol. 51, pp.1514-1521, 2004. [35] [Online]. http://www.uccs.edu/~tchriste/courses/PHYS549/549lectures/evap.html [36] L. Ragnarsson, S. Guha, N. A. Bojarczuk, E. Cartier, M. V. Fischetti, K. Rim, and J. Karasinski, “Electrical Characterization of Al2O3 n-Channel MOSFETs With Aluminum Gates,” IEEE Electron Device Lett., vol. 22, pp. 490-492, Oct., 2001. [37] Brady, James E. and Humiston, Gerard E., “General Chemistry: Principles and Structure,” 4/E, John Wiley and Sons, New York, pp. 674, 1986. [38] T. M. Klein, D. Niu, W. S. Epling, W. Li, D. M. Maher, C. C. Hobbs, R. I. Hegde, I. J. R. Baumvol, and G. N. Parsons, “Evidence of aluminum silicate formation during chemical vapor deposition of amorphous Al2O3 thin films on Si(100),” Appl. Phys. Lett., vol. 75, pp. 4001-4003, Dec., 1999. [39] G. B. Alers, D. J. Werder, Y. Chabal, H. C. Lu, E. P. Gusev, E. Garfunkal, T. Gustafsson, and R. S. Urdahl, “Intermixing at the tantalum oxide/silicon interface in gate dielectric structures,” Appl. Phys. Lett., vol. 73, pp. 1517-1519, Sept., 1998. [40] P. Punchaipetch, G. Pant, M. A. Quevedo-Lopez, C. Yao, M. El-Bouanani, M. J. Kim, R. M. Wallace, and B. E. Gnade, “Low-Temperature Deposition of Hafnium Silicate Gate Dielectrics,” Selected Topics in Quantum Electronics, IEEE Journal vol. 10, no. 1, pp. 89–100, Jan.-Feb. 2004. [41] V. Mikhelashvili, R. Brener, O. Kreinin, B. Meyler, J. Shneider, and G. Eisenstein, “Characteristics of metal-insulator-semiconductor capacitors based on high-k HfAlO dielectric films obtained by low-temperature electron-beam gun evaporation,” Appl. Phys. Lett., vol. 85, no. 24, pp. 5950–5952, 13 DEC. 2004. [42] C. S. Yang, L. L. Smith, C. B. Arthur, and G. N. Parsons, “Stability of low-temperature amorphous silicon thin film transistors formed on glass and transparent plastic substrates,” J. Vac. Sci. Technol. B, vol. 18, pp. 683–689, 2000. [43] I. C. Cheng, and S. Wagner, “Nanocrystalline silicon thin film transistors,” Circuits, Devices and Systems, IEE Proc. vol. 150, no. 4, pp. 339–44, Aug. 2003. [44] Q. Wan, N. L. Zhang, L. W. Wang, Q. W. Shen, and C. L. Liu, “Preparation of high quality amorphous Al2O3 thin film on silicon and its applications,” Solid-State and Integrated-Circuit Technology, 2001. Proc.. 6th International Conference of vol. 2, pp. 1468–1470, OCT. 2001. [45] P. Blomme, JoeriDeVos, A. Akheyar, L. Haspeslagh, Jan Van Houdt, and K. De Meyer, “Scalable Floating Gate Flash Memory CellWith Engineered Tunnel Dielectric and High-K (Al2O3) Interpoly Dielectric,” Non-Volatile Semiconductor Memory Workshop, 2006. IEEE NVSMW 2006. 21st, pp. 52–53, Feb 12–16 2006. [46] Albert Chin, M. Y. Yang, C. L. Sun, and S. Y. Chen, “Stack Gate PZT/Al2O3 One Transistor Ferroelectric Memory,” IEEE Electron Device Lett., vol. 22, no. 7, pp. 336–338, JULY 2001. [47] C. S. Kuo, J. F. Hsu, S. W. Huang, L. S. Lee, M. J. Tsai, and J. G. Hwu, “High-k Al2O3 Gate Dielectrics Prepared by Oxidation of Aluminum Film in Nitric Acid Followed by High-Temperature Annealing,” IEEE Trans. Electron Devices, vol. 51, no. 6, pp. 854–858, JUNE 2004. [48] C. C. Ting, Y. H. Shih, and J. G. Hwu, “Ultralow Leakage Characteristics of Ultrathin Gate Oxides ( 3 nm) Prepared by Anodization Followed by High-Temperature Annealing,” IEEE Trans. Electron Devices, vol. 49, no. 1, pp. 179–181, JAN. 2002. [49] W. H. Wu, B. Y. Tsui, Y. P. Huang, F. C. Hsieh, M. C. Chen, Y. T. Hou, Y. Jin, H. J. Tao, S. C. Chen, and M. S. Liang, “Two-Frequency C–V Correction Using Five-Element Circuit Model for High-k Gate Dielectric and Ultrathin Oxide,” IEEE Electron Device Lett., vol. 27, no. 5, pp. 399–401, MAY 2006. [50] Yi-Lin Yang, and Jenn-Gwo Hwu, “Quality Improvement of Ultrathin Gate Oxide by Using Thermal Growth Followed by SF ANO Technique,” IEEE Electron Device Lett., vol. 25, no. 10, pp. 687–689, Oct., 2004. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/29725 | - |
dc.description.abstract | 本篇論文為探討在不同成長溫度下,超薄氧化鋁高介電常數閘極介電層之電特性。首先在p型矽基板上生長超薄初始二氧化矽做為緩衝層,接著在室溫下,利用一定濃度的硝酸氧化蒸鍍上去的鋁薄膜,再配合650℃的高溫,於氮氣中進行熱退火技術,可得到等效厚度為1.8nm的氧化鋁閘極絕緣層,其等效介電常數為7.8。與具有相同等效厚度之二氧化矽介電層相比,其閘極漏電流較低1000倍。且此氧化鋁閘極介電層的電容值隨著頻率的分散現象較一般高介電常數閘極介電層並不明顯,遲滯效應也極小,評估界面特性由高低頻率電容值求得界面電荷陷阱所導致的電容差值也在可接受的範圍之內。以上結果均顯示高品質之氧化鋁閘極介電層可由此種硝酸氧化金屬薄膜技術所製備。另外,近來軟性電子產品的流行,由於軟性基板有其不耐高溫的限制,如何在軟性基板上生長高品質的閘極介電層的研究也隨之重要。室溫純水中陽極氧化技術被我們利用於生長初始二氧化矽層。為了提高在生長超薄氧化鋁閘極介電層中,超薄純鋁膜沉積於p型矽基板的機率。我們提出在較高的蒸鍍速率中,以遮蔽式蒸鍍方式備製超薄鋁薄膜的方式。同樣的接著以硝酸氧化,整個製程溫度不超過400℃。這種低溫生長的氧化鋁高介電常數閘極介電層的閘極漏電流也較具有相同等效厚度之二氧化矽介電層低10倍。施加定電流stress測試其可靠度也可發現閘極氧化層內部電荷陷阱所造成的影響不明顯。最後,為了降低在低溫製程中,高介電常數閘極介電層與p型矽基板中間緩衝層的厚度,以得到較高等效介電常數,並且提高其界面品質。調整陽極氧化參數並利用交直流電場方式,以盡量不增加厚度的前提下進行介面補償。比較有無補償的電容變化,可發現經過補償之後的元件電容曲線較為正常,其閘極漏電流與相同等效氧化層厚度之二氧化矽在同一範圍。 | zh_TW |
dc.description.abstract | In this work, the electrical properties of ultra-thin aluminum oxide (Al2O¬3) high-k gate dielectric prepared under different process temperatures are investigated. At first, ultra-thin SiO2 layer was prepared for initial buffer layer, and then the deposited aluminum films was oxidized by diluted nitric acid (HNO3) followed by 650℃ annealing in N¬2. The equivalent oxide thickness (EOT) of Al2O3 gate dielectric is 1.8 nm and the effective dielectric constant is 7.8. The gate leakage current of this Al2O3 gate dielectric is three orders smaller than that of SiO2 dielectric with the same EOT. The frequency dispersion and hysteresis phenomenon of C-V curves are negligible. As for the interfacial quality, trap induced capacitance (Cit) obtained by high-low-frequency calculation is also acceptable. These results show that the high quality Al2O3 high-k gate dielectric can be prepared by HNO3 oxidation. In addition, the research of flexible electronics is popular recently for the flexible substrates cannot bear the high temperature process. It is crucial that fabricating high quality gate dielectrics on flexible substrates. Anodization in D. I. water technique was utilized in preparing the initial SiO2 film at room temperature. In order to increase the probability of aluminum film formation on p-Si at evaporation, shadow evaporation was proposed under higher evaporated rate and followed HNO3 oxidation. All of the process temperature is lower than 400℃. The gate leakage current of this Al2O3 gate dielectric is also one order lower than that of SiO2 dielectric with the same EOT. The reliability examined by constant current stress (CCS) shows that the effect of the traps in dielectric is not obvious. Finally, to decrease the thickness between high-k gate dielectric and p-Si and enhance the interfacial quality, DAC-ANO electrical field was used to compensate the interface without increasing thickness. The C-V curve with compensation is more normal than that without compensation. | en |
dc.description.provenance | Made available in DSpace on 2021-06-13T01:16:21Z (GMT). No. of bitstreams: 1 ntu-96-R94943046-1.pdf: 2900362 bytes, checksum: 8564f70ad77fc1eae34f8d39467bd2f6 (MD5) Previous issue date: 2007 | en |
dc.description.tableofcontents | Acknowledgement.....................................................................................................I
Abstract (Chinese)..................................................................................................III Abstract (English)....................................................................................................V Contents.....................................................................................................................VI Figure Captions....................................................................................................VIII Table Captions........................................................................................................XII Chapter 1 Introduction 1-1 Motivation………………………………………….………………….1 1-2 High-k Gate Dielectrics under Low Temperature Process…………….3 1-3 Analysis Tools and Theoretical Models………….…………….……....5 1-3-1 C-V and J-V Relationship………………….………..………5 1-3-2 View Factor of Evaporation………………………..……….9 1-4 About This Work……………………………………………………..11 Chapter 2 Al2O3 Gate Dielectrics Prepared by Oxidation of Aluminum in HNO3 Followed by High Temperature Annealing 2-1 Introduction………………………………….……………………….19 2-2 Stacked Structure of Rapid Thermal Oxide and Aluminum Oxide……………………………………………………………...….21 2-3 Results and Discussion……….….……………..………..…………........23 2-3-1 Transmission Electron Microscope Results of MOS Structure……………...………….………………..………….23 2-3-2 Capacitance-Voltage Characteristics……………..…..…..…23 2-3-3 Interfacial Property between Al2O3 and Si……………..….24 2-3-4 Current Density versus Equivalent Oxide Thickness............26 2-3-5 Charge Trapping Behavior…............…...............................26 2-4 Summary……………………………..…………….………………….27 Chapter 3 Low Temperature Al2O3 High-k Gate Dielectrics Prepared by Shadow Evaporation of Aluminum Followed by HNO3 Oxidation 3-1 Introduction..........................................................................................35 3-2 System Setup and Experiment..................................................…............37 3-3 Results and Discussion.........................................................................39 3-3-1 Equivalent Oxide Thickness Distribution............................39 3-3-2 Capacitance-Voltage Characteristics....................................40 3-3-3 Current-Voltage Characteristics............................................42 3-3-4 Charge Trapping Behavior...................................................43 3-4 Summary.................................................................................................43 Chapter 4 Al2O3 Gate Dielectrics with DAC-ANO Compensation 4-1 Introduction...........................................................................................51 4-2 Experiment.................................................................................................52 4-3 DAC-ANO Compensation Effects........................................................54 4-3-1 Capacitance-Voltage Characteristics.....................................54 4-3-2 Current-Voltage Characteristics..............................................55 4-4 Summary................................................................................................56 Chapter 5 Conclusions 5-1 Conclusions..........................................................................................61 5-2 Suggestions for Future Work................................................................63 References..........................................................................................................................65 | |
dc.language.iso | zh-TW | |
dc.title | 以遮蔽式蒸鍍及硝酸氧化技術備製金氧半元件中超薄氧化鋁高介電常數閘極介電層之特性研究 | zh_TW |
dc.title | Investigation of Ultra-thin Al2O3 High-k Gate Dielectrics Prepared by Shadow Evaporation of Aluminum Followed by Nitric Acid Oxidation for MOS Device | en |
dc.type | Thesis | |
dc.date.schoolyear | 95-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 郭宇軒,林致廷,毛明華 | |
dc.subject.keyword | 高介電常數介電質,遮蔽式蒸鍍,氧化鋁,金氧半元件,陽極氧化,低溫,交直流陽極氧化補償, | zh_TW |
dc.subject.keyword | High-k dielectrics,Shadow evaporation,Al2O3,MOS device,Anodization,Low temperature,DAC-ANO compensation, | en |
dc.relation.page | 69 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2007-07-19 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-96-1.pdf 目前未授權公開取用 | 2.83 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。