請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/29423
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 莊晴光(Ching-Kuang C. Tzuang) | |
dc.contributor.author | Chih-Chia Chen | en |
dc.contributor.author | 陳致嘉 | zh_TW |
dc.date.accessioned | 2021-06-13T01:06:42Z | - |
dc.date.available | 2009-07-27 | |
dc.date.copyright | 2007-07-27 | |
dc.date.issued | 2007 | |
dc.date.submitted | 2007-07-20 | |
dc.identifier.citation | [1] L. Connell, N. Hollenbeck, M. Bushman, D. McCarthy, S. Bergstedt, R.Cieslak, and J. Caldwell, “A CMOS broadband tuner IC,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, Feb. 2002, pp. 400–476.
[2] M. Dawkins, A. Burdett, and N. Cowley, “A single-chip tuner for DVB-T,” IEEE J. Solid-State Circuits, vol. 38, no. 8, pp. 1307–1317,Aug. 2003. [3] R. Montemayor, “A410-mW 1.22-GHz downconverter in a dual-conversion tuner IC for OpenCable applications,” IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 714–718, Apr. 2004. [4] J. van Sinderen et al., “A 48–860 MHz digital cable tuner IC with integrated RF and IF selectivity,” in IEEE Int. Solid-State Circuits Conf.(ISSCC) Dig. Tech. Papers, San Francisco, CA, Feb. 2003, pp. 444–445. [5] C. H. Heng, M. Gupta, S. H. Lee, D. Kang, and B. S. Song, “A CMOS TV tuner/demodulator IC with digital image rejection,” in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 432–433. [6] T. Soorapanth and S. S. Wong, “A 0-dB IL 2140_30 MHz bandpass filter utilizing Q-enhanced spiral inductors in standard CMOS,” IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 579–586, May 2002. [7] D. Li and Y. Tsividis, “Design techniques for automatically tuned integrated gigahertz-range active LC filters,” IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 967–977, Aug. 2002. [8] Georgescu, B., Finvers, I.G. and Ghannouchi, F. “2 GHz Q-Enhanced Active Filter With Low Passband Distortion and High Dynamic Range,” IEEE J. Solid-State Circuits, vol. 41, no. 9, pp. 2029- 2039, Sept. 2006. [9] Qureshi, M.S.; Allen, P.E.,“70 MHz CMOS gm-C IF filter,” ISCAS 2005, Vol. 6, pp. 5946 – 5949, May 2005. [10] S. Pavan, Y. P. Tsividis and K. Nagaraj, “Widely programmable high-frequency continuous-time filters in digital CMOS technology,” IEEE J. Solid-State Circuits, vol. 35, no. 4, pp. 503-511, April 2000. [11] B. Nauta, “A CMOS transconductance-C filter technique for very high frequencies,” IEEE J. Solid-State Circuit, vol. 27, no. 2, pp. 142-153, February 1992. [12] W. Yue, D. Xiaohui, M. Ismail, H. Olsson, “RF bandpass filter design based on CMOS active inductors,” Circuits and Systems II: IEEE Transactions on Analog and Digital Signal Processing, vol. 50, no. 12, pp. 942 – 949, Dec. 2003. [13] J. Maneatis, “Low-jitter process-independent DLL and PLL based on self-biased techniques,” IEEE J. Solid-State Circuits, vol. 31, pp.1723–1732, Nov. 1996. [14] G. L. Matthaei, L. Young, and E. M. Jones, “Microwave Filters, Impedance Matching Network, and Coupling Structures,” Norwood. MA: Artech House, 1980. [15] Rolf Schaumann and Mac E. Van Valkenburg, “Design of Analog Filters,” OXFORD, 2001. [16] P. Andreani and S. Mattisson, “On the use of Nauta’s transconductor in low-frequency CMOS Gm-C bandpass filters,” IEEE J. Solid-State Circuits, vol. 37, pp. 114–124, Feb. 2002. [17] P. Andreani and S. Mattisson, “A CMOS gm-C IF filter for Bluetooth,” in Proc. CICC, May 2000, paper 18-6. [18] B.Razavi, Design of Analog CMOS Integrated Circuits, McGRAW HILL., 1998. [19] C. S. Kim, Y. H. Kim, and S. B. Park, “New CMOS linear transconductor,” Electron. Letter, vol. 28, no. 21, pp. 1962-1964, October 1992. [20] David M. Pozar , “Microwave Engineering,” 3rd edition, Wiley, N.Y., 2005 [21] P. Andreani, S. Mattisson, “A 1.8-GHz CMOS VCO tuned by an accumulation-mode mos varactor”, IEEE ISCAS, May 28-31, 2000, Geneva, Switzerland. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/29423 | - |
dc.description.abstract | 在本論文中,我們提出了一個超高頻帶之可調式無電感CMOS窄頻帶通濾波器。 關於主動式電感的設計和濾波器設計流程的議題也在本文中被討論。此濾波器使用0.18微米CMOS製程製造,量測結果顯示當中心頻率調至436MHz時,頻寬為24MHz的濾波器僅有0.1dB的介入損失、-18dB的返回損失和0.51dB的通帶內漣波。此濾波器晶片面積為333 x 653 μm2,消耗功率為62.5mW,量測的1dB壓縮點為-27.1dBm,雜訊指數為17.6dB。 | zh_TW |
dc.description.abstract | In this thesis, a tunable inductorless CMOS narrow-band bandpass filter at UHF (ultra-high-frequency, 300MHz-3GHz) band is presented. Issues related to active-inductor design and filter design procedure is discussed in detail. The filter is fabricated in 0.18μm CMOS process, measured an insertion loss of 0.1dB, a return loss of 18dB and a 0.51dB in-band ripple with a 436MHz center frequency and 24MHz bandwidth. The filter occupies a chip size of 333 x 653 μm2, with a -27.1dBm input 1dB compression point , a 17.6dB noise figure and a 62.5 mW power consumption. | en |
dc.description.provenance | Made available in DSpace on 2021-06-13T01:06:42Z (GMT). No. of bitstreams: 1 ntu-96-R94942022-1.pdf: 766708 bytes, checksum: 9b685c8cd5cbf70e293a1ba917b1098a (MD5) Previous issue date: 2007 | en |
dc.description.tableofcontents | Content
中文摘要 I ABSTRACT II LIST OF FIGURES IV LIST OF TABLE VI CHAPTER 1 INTRODUCTION 1 1.1 Motivation and Literature Survey 1 1.2 Thesis Organization 5 CHAPTER 2 ACTIVE INDUCTOR DESIGN 6 2.1 Principle of Gyrator Inductor 6 2.2 Operational Transconductance Amplifier Design 9 2.2.1 Nauta’s Operational Transconductance Amplifier 9 2.2.2 The Differential Inverter Stage 14 2.2.3 Symmetric Load 15 2.2.4 Current Source Bias Circuit 18 2.2.5 The Proposed Operational Transconductance Amplifier 21 2.3 The Novel CMOS Active Inductor 24 CHAPTER 3 FILTER DESIGN PROCEDURE 26 3.1 Chebyshev LPF Prototype 26 3.2 LPF to BPF Transformation 28 3.3 Admittance Inverters (J-inverters) 30 3.4 Active Filter Design Procedure 32 CHAPTER 4 A UHF BAND TUNABLE INDUCTORLESS CMOS BANDPASS FILTER WITH 26MHZ BANDWIDTH 36 4.1 Circuit Design 36 4.2 Experimental Results 39 4.2.1 S Parameters 39 4.2.2 Linearity 45 4.2.3 Noise Figure 47 4.2.4 Performance Summary and Discussion 48 CHAPTER 5 CONCLUSIONS 50 REFERENCE 51 List of Figures FIG. 1.1 TV TUNER EVOLUTION: (A) CONVENTIONAL TUNER (B) DUAL-CONVERSION TUNER (C) FULLY INTEGRATED TUNER. 4 FIG. 2.1 (A) A TYPICAL GYRATOR INDUCTOR AND (B) THE SMALL SIGNAL ANALYSIS OF A GYRATOR INDUCTOR. 7 FIG. 2.2 THE EQUIVALENT CIRCUIT OF FOUR LUMPED ELEMENT. 8 FIG. 2.3 FREQUENCY RESPONSE DISTORTION DUE TO LIMITED HIGH-Q FREQUENCY RANGE. 9 FIG. 2.4 NAUTA’S BALANCED TRANCSCONDUCTOR. 10 FIG. 2.5 DIFFERENTIAL INVERTER STAGE WITH SYMMETRIC LOADS. 14 FIG. 2.6 SYMMETRIC LOAD. 15 FIG. 2.7 SIMPLIFIED SCHEMATIC OF THE SELF-BIASED REPLICA-FEEDBACK CURRENT SOURCE BIAS CIRCUIT FOR THE DIFFERENTIAL INVERTER STAGE. 18 FIG. 2.8(A) COMPLETE SCHEMATIC OF THE SELF-BIASED REPLICA-FEEDBACK CURRENT SOURCE BIAS CIRCUIT. (B) SCHEMATIC OF THE START-UP CIRCUIT IN (A) 20 FIG. 2.9 SCHEMATIC OF THE NAUTA’S TRANSCONDCTOR EXPRESSED AS SIX INVERTER BLOCK. 22 FIG. 2.10 SIMPLIFIED SCHEMATIC OF THE PROPOSED TRANSCONDCTOR. 22 FIG. 2.11 A SOURCE-COUPLED NMOS DIFFERENTIAL PAIR. 23 FIG. 2.12 (A) THE SIMULATED EQUIVALENT INDUCTANCE VALUE AND (B) Q VALUE OF THE ACTIVE CMOS INDUCTOR. 25 FIG. 3.1 (A) A PROTOTYPE LOWPASS FILTER AND (B) ITS DUAL AND (C) ITS CHEBYSHEV RESPONSE. 28 FIG. 2.2 (A) BANDPASS FILTER CIRCUIT AND (B) ITS FREQUENCY RESPONSE. 30 FIG. 3.3 (A) OPERATION OF A TYPICAL ADMITTANCE INVERTER. (B) IMPLEMENTATION USING CAPACITOR NETWORKS. 31 FIG. 3.4 (A) A GENERALIZED BPF CIRCUIT USING ADMITTANCE INVERTERS. (B) A CAPACITOR-COUPLED PARALLEL LC-RESONATOR FILTER. 32 FIG. 3.5 IMPLEMENTATION OF A SECOND-ORDER CAPACITOR-COUPLED PARALLEL LC-RESONATOR FILTER. 34 FIG. 3.6 THE METHODOLOGY FOR THE DESIGN OF ACTIVE FILTER 35 FIG. 4.1 STRUCTURE OF AN ACCUMULATION-TYPE MOS VARACTOR. 37 FIG. 4.2 CAPACITANCE OF THE ACCUMULATION-TYPE MOS VARACTOR VS. CONTROL VOLTAGE. 37 FIG. 4.3 SCHEMATIC VIEW OF THE FABRICATED BANDPASS FILTER. 38 FIG. 4.4 DIE PHOTO. 38 FIG. 4.5 OFF-CHIP BONDING WIRE TESTS. 40 FIG. 4.6 (A) THE SIMULATED AND MEASURED S11 AND S22 WHILE THE CENTER FREQUENCY IS SET AT THE LOWEST BAND AND (B) THE HIGHEST BAND. 41 FIG. 4.7 (A) THE SIMULATED AND RE-SIMULATED S11 AND S22 WHILE THE CENTER FREQUENCY IS SET 42 FIG. 4.8 SIMULATED FILTER RESPONSE WITH TUNING CHARACTERISTIC. (A) S21 (B) S11 43 FIG. 4.9 MEASURED FILTER RESPONSE WITH TUNING CHARACTERISTIC. (A) S21 (B) S11 43 FIG. 4.10 RE-SIMULATED FILTER RESPONSE WITH TUNING CHARACTERISTIC. (A) S21 (B) S11 44 FIG. 4.11 P1DB AND THD (THIRD HARMONIC DISTORTION) MEASUREMENT SETUP. 46 FIG. 4.12 RAT-RACE BALUN. 46 FIG. 4.13 THE MEASURED PHASE DIFFERENCE BETWEEN THE TWO OUTPUT PORTS OF THE SELF-MADE RAT-RACE BALUN. 46 FIG. 4.14 MEASURED LINEARITY OF THE FILTER (THE CENTER FREQUENCY IS TUNED AT 450MHZ). (A) P1DB (B) SECOND HARMONIC AND THIRD HARMONIC WHILE INPUT POWER IS -10.8DBM 47 FIG. 4.15 NOISE FIGURE MEASUREMENT SETUP. 48 FIG. 4.16 THE SIMULATED AND MEASURED NOISE FIGURE. 48 List of Table TABLE 2.1 OPERATION REGIONS OF THE SYMMETRIC LOAD 16 TABLE 4.1 DIFFERENT BIAS CONDITIONS IN FIG. 4.8-FIG. 4.10. 44 TABLE 4.2 PERFORMANCE SUMMARY. 49 | |
dc.language.iso | en | |
dc.title | 適用於超高頻系統之可調式無電感CMOS窄頻帶通濾波器的設計 | zh_TW |
dc.title | The Design of a Tunable Inductorless CMOS Narrow-Band Bandpass Filter for UHF System | en |
dc.type | Thesis | |
dc.date.schoolyear | 95-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 瞿大雄(Tah-Hsiung Chu),王暉(Huei Wang) | |
dc.subject.keyword | 濾波器, | zh_TW |
dc.subject.keyword | filter,CMOS,gyrator inductor, | en |
dc.relation.page | 53 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2007-07-23 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電信工程學研究所 | zh_TW |
顯示於系所單位: | 電信工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-96-1.pdf 目前未授權公開取用 | 748.74 kB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。