請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/29081
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 呂學士 | |
dc.contributor.author | Hsiao-Chin Chen | en |
dc.contributor.author | 陳筱青 | zh_TW |
dc.date.accessioned | 2021-06-13T00:38:52Z | - |
dc.date.available | 2007-08-02 | |
dc.date.copyright | 2007-08-02 | |
dc.date.issued | 2007 | |
dc.date.submitted | 2007-07-24 | |
dc.identifier.citation | [1.1] Air Interface for Fixed Broadband Wireless Access Systems, IEEE Std. 802.16- 2004.
[1.2] Air Interface for Fixed Broadband Wireless Access Systems, IEEE Std. 802.16e-2005. [1.3] K. J. Koh, M. Y. Park, C. S. Kim and H. K. Yu, “Subharmonically Pumped CMOS Frequency Conversion (Up and Down) Circuits for 2-GHz WCDMA Direct-Conversion Transceiver,” IEEE J. of Solid-State Circuits, Vol. 39, No. 6, pp. 871-884, June, 2004. [2.1] J. Long, “Monolithic Transformers for Silicon RF IC Design,” IEEE J. of Solid-state Circuits, Vol. 35, No. 9, Sept. 2000. [2.2] K. T. Ng, B. Rejaei and J. N. Burghartz, “Substrate Effects in Monolithic RF Transformers on Silicon,” IEEE T. on Microwave Theory and Techniques, Vol. 50, No. 1, pp. 377-383, Jan., 2002. [2.3] F. Ali and A. Podell, “A Wide-Band GaAs Monolithic Spiral Quadrature Hybrid and its Circuit Applications,” IEEE J. of Solid-State Circuits, Vol. 26, No. 10, pp. 1394-1398, Oct., 1991. [2.4] R. C. Frye, S. Kapur and R. C. Melville, “A 2-GHz Quadrature Hybrid Implemented in CMOS Technology,” IEEE J. of Solid-State Circuits, Vol. 38, No. 3, pp. 550-555, Oct., 2003. [2.5] G. F. Avitabile, A. Cidronali, C. Salvador, M. Speciale, “A Compact MMIC 90° Coupler for ISM Applications,” IEEE MTT-S Digest, Vol. 1, pp. 281-284, June, 1997. [2.6] R. Ahola, A. Aktas, J. Wilson, K. R. Rao, F. Jonsson, I. Hyyryläinen, A. Brolin, T. Hakala, A. Friman, T. Mäkiniemi, J. Hanze, M. Sandén, D. Wallner, Y. Guo, T. Lagerstam, L. Noguer, T. Knuuttila, P. Olofsson, and M. Ismail, “A Single-Chip CMOS Transceiver for 802.11a/b/g Wireless LANs,” IEEE J. of Solid-State Circuits, Vol. 39, No. 12, pp. 2250-2258, Dec., 2004. [2.7] I. Vassiliou, K. Vavelidis, T. Georgantas, S. Plevridis, N. Haralabidis, G. Kamoulakos, C. Kapnistis, S. Kavadias, Y. Kokolakis, P. Merakos, J. C. Rudell, A. Yamanaka, S. Bouras, and I. Bouras, “A Single-Chip Digitally Calibrated 5.15–5.825-GHz 0.18-um CMOS Transceiver for 802.11a Wireless LAN,” IEEE J. of Solid-State Circuits, Vol. 38, No. 12, pp. 2221-2231, Dec., 2003. [2.8] Y.-H. Hsieh, W.-Y. Hu, S.-M. Lin, C.-L. Chen, W.-K. Li, S.-J. Chen and D.-J. Chen, “An Auto-I/Q Calibrated CMOS Transceiver for 802.11g,” IEEE ISSCC Dig. Tech. Papers, pp. 92-93, Feb., 2005. [2.9] O. Charlon, M. Locher, H. Visser, D. Duperray, J. Chen, M. Judson, A. L. Landesman, C. Hritz, U. Kohlschuetter, Y. Zhang, C. Ramesh, A. Daanen, M. Gao, S. Haas, V. Maheshwari, A. Bury, G. Nitsche, A. Wrzyszcz, W. Redman-White, H. Bonakdar, R. E. Waffaoui and M. Bracey, “A Low-Power High-Performance SiGe BiCMOS 802.11a/b/g Transceiver IC for Cellular and Bluetooth Co-Existence Applications” IEEE J. of Solid-State Circuits, Vol. 41, No. 7, pp. 1503-1512, July., 2006. [3.1] A. Anastassiou and M. J. O. Strutt, “Effect of source lead inductance on the noise figure of a GaAs FET,” Proc. IEEE, vol. 62, no. 3, pp. 406–408, Mar. 1974. [3.2] D. K. Shaeffer and T. H. Lee, “A 1.5 V, 1.5 GHz CMOS low noise amplifier,” IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 745–759, May 1997. [3.3] H. Samavati, H. R. Rategh, and T. Lee, “A 5-GHz CMOS wireless LAN receiver front end,” IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 765–772, May 2000. [3.4] E. Westerwick, “5-GHz band CMOS low noise amplifier with a 2.5 dB noise figure,” in IEEE Int. VLSI Technology, Systems, Application Symp. Dig., 2001, pp. 224–227. [3.5] H. Hashemi and A. Hajimiri, “Concurrent multiband low-noise amplifiers-theory, design, and application,” IEEE Trans. on Microwave Theory and Technique, vol. 50, no. 1, pp. 288–301, Jan. 2002. [3.6] H. W. Chiu and S. S. Lu, “A 2.17 dB NF, 5 GHz band monolithic CMOS LNA with 10 mW DC power consumption,” in IEEE VLSI Symp. Dig., 2002, pp. 226–229. [3.7] D. J. Cassan and J. R. Long, “A 1-V transformer-feedback low-noise amplifier for 5-GHz wireless LAN in 0.18-um CMOS,” IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 427–435, Mar. 2003. [3.8] H. W. Chiu, S. S. Lu, and Y. S. Lin, “A 2.17 dB NF, 5 GHz Band Monolithic CMOS LNA with 10 mW DC Power Consumption,” IEEE Trans. on Microwave Theory and Technique, vol. 53, no. 3, pp. 813-824, Mar. 2005. [3.9] T. Wang, H.-C. Chen, H.-W. Chiu, Y.-S. Lin, G.-W. Huang and S.-S. Lu, “Micromachined CMOS LNA and VCO by CMOS-Compatible ICP Deep Trench Technology,” IEEE Trans. on Microwave Theory and Techniques, Vol. 54, No. 2, pp. 580-588, Feb., 2006. [3.10] R. A. Pucel, H. A. Haus, and H. Statz, “Signal and noise properties of Gallium arsenide field effect transistors,” in Advances in Electronics and Electron Physics, L.Morton, Ed. New York: Academic, 1975, vol. 38, pp. 195–265. [3.11] A. V. D. Ziel, Noise in Solid State Devices and Circuits. New York: Wiley, 1986, p. 90. [3.12] T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge, U.K.: Cambridge Univ. Press, 1998, pp. 272–303. [3.13] M. V. Schneider and W. W. Snell, “Harmonically Pumped Stripline Down-Converter,” IEEE Trans. Microwave Theory Technique, Vol. MTT-23, pp. 271-275, Mar. 1975. [3.14] M. Cohn, J. E. Degenford and B. A. Newman, “Harmonic Mixing with an Anti-parallel Diode Pair,” IEEE Trans. of Microwave Theory and Tech., Vol. MTT-23, pp. 667-673, Aug. 1975. [3.15] R. Svitek and S. Raman, “5-6 GHz SiGe Active I/Q Subharmonic Mixers with Power Supply Noise Effect Characterization,” IEEE Microwave and Wireless Components Letters, Vol. 14, No. 7, pp. 319-321, July, 2004. [3.16] L. Sheng, J. C. Jensen and L. E. Larson, “A Wide-Bandwidth Si/SiGe HBT Direct Conversion Sub-Harmonic Mixer/Downconverter,” IEEE J. of Solid-State Circuits, Vol. 35, No. 9, pp. 1329-1337, Sept., 2000. [3.17] M. Goldfarb, E. Balboni and J. Cavey, “Even Harmonic Double-Balanced Active Mixer for Use in Direct Conversion Receivers,” IEEE J. of Solid-State Circuits, Vol. 38, No. 10, pp. 1762-1766, Oct., 2003. [3.18] K. J. Koh, M. Y. Park, C. S. Kim and H. K. Yu, “Subharmonically Pumped CMOS Frequency Conversion (Up and Down) Circuits for 2-GHz WCDMA Direct-Conversion Transceiver,” IEEE J. of Solid-State Circuits, Vol. 39, No. 6, pp. 871-884, June, 2004. [3.19] T. Yamaji, H. Tanimoto and H. Kokatsu, “A I/Q Active Balanced Harmonic Mixer with IM2 Cancellers and a 45o Phase Shifter,” IEEE J. of Solid-State Circuits, Vol. 33, No. 12, pp. 2240-2246, Dec.,1998. [3.20] L.-W. Sheng, J. C. Jensen and L. E. Larson, “A Wide-Bandwidth Si/SiGe HBT Direct Conversion Sub-Harmonic Mixer/Downconverter” IEEE J. of Solid-State Circuits, Vol. 35, No. 9, pp. 1329-1337, Sept., 2000. [3.21] Z. Zhang, Z. Chen and J. Lau, “A 900 MHz CMOS Balanced Harmonic Mixer for Direct Conversion Receivers,” IEEE RAWCON, pp. 219-222, Sept., 2000. [3.22] R. Svitek and S. Raman, “5-6 GHz SiGe Active I/Q Subharmonic Mixers with Power Supply Noise Effect Characterization,” IEEE Microwave and Wireless Components Letters, Vol. 14, No. 7, pp. 319-321, July, 2004. [3.23] M. Goldfarb, E. Balboni and J. Cavey, “Even Harmonic Double-Balanced Active Mixer for Use in Direct Conversion Receivers,” IEEE J. of Solid-State Circuits, Vol. 38, No. 10, pp. 1762-1766, Oct., 2003. [3.24] J. Rogers and C. Plett, Radio Frequency Integrated Circuit Design, Chap. 7, Sec. 11.2, pp. 228-229. [3.25] J. R. Long, “A Low-Voltage 5.1–5.8-GHz Image-Reject Downconverter RF IC,” IEEE J. of Solid-State Circuits, Vol. 35, No. 9, pp. 1320-1328, Sept., 2000. [3.26] E. Abou-Allam, J. J. Nisbet and M. C. Maliepaard, “Low-Voltage 1.9-GHz Front-End Receiver in 0.5-um CMOS Technology,” IEEE J. of Solid-State Circuits, Vol. 36, No. 10, pp. 1434-1443, Oct., 2001. [4.1] RF Spectrum Utilization in WiMAX, Fujitsu Microelectronics America, white paper. [4.2] Y. Zhou, C. P. Yoong, L. S. Weng, Y. J. Khoi, M. C. Y. Wah, K. A. C. Moy and D. W. T. Fatt, “A 5 GHz Dual-Mode WiMAX/WLAN Direct-Conversion Receiver”, ISCAS, 2006. [4.3] T. Wang, H.-C. Chen, H.-W. Chiu, Y.-S. Lin, G.-W. Huang and S.-S. Lu, “Micromachined CMOS LNA and VCO by CMOS-Compatible ICP Deep Trench Technology,” IEEE Trans. on Microwave Theory and Techniques, Vol. 54, No. 2, pp. 580-588, Feb., 2006. [4.4] L. Sheng, J. C. Jensen and L. E. Larson, “A Wide-Bandwidth Si/SiGe HBT Direct Conversion Sub-Harmonic Mixer/Downconverter,” IEEE J. of Solid-State Circuits, Vol. 35, No. 9, pp. 1329-1337, Sept., 2000. [4.5] M. Goldfarb, E. Balboni and J. Cavey, “Even Harmonic Double-Balanced Active Mixer for Use in Direct Conversion Receivers,” IEEE J. of Solid-State Circuits, Vol. 38, No. 10, pp. 1762-1766, Oct., 2003. [4.6] H. Darabi and A. A. Abidi, “Noise in RF-CMOS Mixers: A Simple Physical Model,”IEEE Trans. of Solid-State Circuits, Vol. 35, No. 1, pp. 15-25, Jan., 2000. [4.7] B. Razavi, ”A 5.2-GHz CMOS Receiver with 62-dB Image Rejection,” IEEE J. of Solid-State Circuits, Vol. 36, No. 5, pp. 810-815, May, 2000. [4.8] T. Lee, “The Design of CMOS RF IC” Cambridge University Press, Second Edition, Ch.11, pp. 344-347. [4.9] T. Yamaji, H. Tanimoto and H. Kokatsu, “A I/Q Active Balanced Harmonic Mixer with IM2 Cancellers and a 45o Phase Shifter,” IEEE J. of Solid-State Circuits, Vol. 33, No. 12, pp. 2240-2246, Dec.,1998. [4.10] P. Kinget, N. Stanic and Y. Tsividis, “A 0.5 V 900 MHz CMOS Receiver Front End,” IEEE Symposium on VLSI Circuits, Digest of Technical Papers, Page(s):228 – 229. [5.1] U. Rohde and J. Whitaker, “Communications receivers,” McGraw-Hill, Chap 7, pp. 368-370, third edition. [5.2] D. Ham and A. Hajimiri, “Concepts and methods in optimization of integrated LC VCOs,” IEEE J. Solid-State Circuits, vol. 36, pp. 896-909, June 2001. [5.3] R. Aparicio and A. Hajimiri, “A noise-shifting differential colpitts VCO,” IEEE J. Solid-State Circuits, vol. 35, pp. 1728-1736, Dec. 2002. [5.4] A. Ismail, A. A. Abidi, “CMOS differential LC Oscillator with Suppressed Up-Converted Flicker Noise,” ISSCC Dig. of Tech. Papers, pp.98-99, Feb. 2003. [5.5] J. W. M. Rogers, V. Levenets, C. A. Pawlowicz, N. G. Tarr, T. J. Smy, and C. Plett, “Post-processed Cu inductors with application to a completely integrated 2-GHz VCO,” IEEE Trans. Electron Devices, vol.48, no.6, pp. 1284-1287, June 2001. [5.6] J. Rael and A. A. Abidi, How to Design an LC Oscillator First Time Right, ISSCC RF CMOS short course, Feb. 2001. [5.7] Eun-Chul Park, Jun-Bo Yoon, Songcheol Hong, and Euisik Yoon, “A 2.6 GHz Low Phase-Noise VCO Monolithically integrated with High Q MEMS Inductors,” ESSCIRC, pp.143-146, 2002. [5.8] Vievek Kumar Saraf, Deepa Ramachandran, Altug Oz, Gary K. Feder, and Tamal Mukherjee, “Low-Power LC-VCO using integrated MEMS passives,” IEEE RFIC Symposium 2004. [5.9] T. Y. Kim, A. Adams, and N. Weste, “High Performance SOI and Bulk CMOS 5 GHz VCO,” 2003 IEEE Radio Frequency Integrated Circuits Symposium, pp. 93-96. [5.10] J. Maget, M. Tiebout, and R. Kraus, “Influence of Novel MOS Varactors on the Performance of a Fully Integrated UMTS VCO in Standard 0.25-um CMOS Technology,” IEEE J. Solid-State Circuits, vol. 37, pp. 953-958, July 2002. [5.11] T. Song, S. Ko, D. H. Cho, H. S. Oh, C. Chung, and E. Yoon, “A 5GHz Transformer- Coupled CMOS VCO Using Bias-Level Shifting Technique,” 2004 IEEE Radio Frequency Integrated Circuits Symposium, pp. 127-130. [5.12] M. Zagari, D. K. Su, C. P. Yue, S. Rabii, D. Weber, B. J. Kaczynski, S. S. Mehta, K. Singh, S. Mendis, B. A. Wooley, “5-GHz CMOS transceiver for IEEE 802.11a wireless LAN system,” IEEE J. Solid-StateCircuits, vol. 37, pp. 1688-1694, December 2002. [5.13] A. Behzad, L. Lin, Z. M. Shi, S. Anand, K. Carter, M. Kappes, E. Lin, T. Nguyen, D. Yuan, S. Wu, Y. C. Wong, V. Fong, A. Rofougaran, “Direct-conversion CMOS transceiver with automatic frequency control for 802.11a wireless LANs,” ISSCC Dig. Tech. Papers, vol. 1, pp. 356-499, 2003. [5.14] T. K. K. Tsang and M. N. El-Gama1, “A high figure of merit and area-efficient low-voltage (0.7-1 V) 12 GHz CMOS VCO,” RFIC Symposium, pp. 89-92, 2003. [5.15] M.-S. Lin, “Inductor structure for high performance system-on-chip using post passivation process,” US paternt 6455885, September 2002. [5.16] J.-M. Karam, F. Valentin, A. Mhani, L. Basteres, “Monolithic integrated circuit incorporating an inductive component and process for fabricating such an integrated circuit,” US patent 6459135, October 2002. [5.17] E.-C. Park, Y.-S. Choi, J.-B. Yoon, S. Hong, and E. Yoon, “Fully integrated low phase noise VCOs with on-chip MEMS inductors,” IEEE MTTs, pp. 289-296, vol. 51, no. 1, January 2003. [5.18] B. Piernas, K. Nishikawa, K. Kamogawa, and I. Toyoda, “Three-dimensional MMIC technology on silicon: review and recent advances,” IEICE TRANSACTIONS on ELECTRON, pp. 1394-1403, vol. E85-C, no. 7, July 2002. [5.19] D. Ham, and A. Hajimiri, “Concept and methods in optimization of integrated LC VCOs,” IEEE J. Solid-State Circuits, pp. 896-909, vol. 36, no. 6, June 2001. [5.20] R. Aparicio, and A. Hajimiri, “A noise-shifting differential Colpitts VCO,” IEEE J. Solid-StateCircuits, pp. 1728-1736, vol. 37, no. 12, December 2002. [5.21] J. Lin, “An integrated low-phase-noise voltage controlled oscillator for base station applications,” ISSCC Dig. Tech. Papers, pp. 432-433, 2000. [5.22] Y. Papananos, and N. Nastos, “Inductor over MOSFET: operation and theoretical study of a CMOS RF three-dimensional structure,” PROC. 24th INTERNATIONAL CONFERENCE on MICROELECTRONICS, pp. 525-529, vol. 2, May 2004. [5.23] E. Hegazi, H. Sjoeland, and A. A. Abidi, “A filtering technique to lower LC oscillator phase noise,” IEEE J. Solid-State Circuits, pp. 1921-1930, vol. 36, no. 12, December 2001. [5.24] T. Maeda, H. Yano, T. Yamase, N. Yoshida, N. Matsuno, S. Hori, K. Numata, R. Walkington, T. Tokairin, Y. Takahashi, M. Fujiii, and H. Hida, “A direct-conversion CMOS transceiver for 4.9-5.95GHz multi-standard WLANs,” ISSCC Dig. Tech. Papers, 2004. [5.25] T. Song, S. Ko, D.-H. Cho, H.-S. Oh, C. Chung, and E. Yoon, “A 5GHz transformer-coupled CMOS VCO using bias-level shifting technique,” RFIC Symposium, pp. 127-130, 2004. [5.26] T. Y. Kim, A. Adams, and N. Weste, “High performance SOI and bulk CMOS 5GHz VCOs,” RFIC Symposium, pp. 93-96, 2002. [5.27] J. Maget, M. Tiebout, and R. Kraus, “Influence of novel MOS varactors on the performance of a fully integrated UMTS VCO in standard 0.25-um CMOS technology,” IEEE J. Solid-State Circuits, pp. 953-958, vol. 37, no. 7, July 2002. [5.28] S. Levantino, C. Samori, A. Bonfanti, S. L. J. Gierkink, A. L. Lacaita, and V. Boccuzzi, “Frequency dependence on bias current in 5-GHz CMOS VCOs: impact on tuning range and flicker noise upconversion,” IEEE J. Solid-State Circuits, pp. 1003-1011, vol. 37, no. 8, August 2002. [5.29] C.-M. Hung and K. K. O, “A fully integrated 1.5-V 5.5-GHz CMOS phase locked loop,” IEEE J. Solid-State Circuits, pp. 521-525, vol. 37, no. 4, April 2002. [5.30] J. Bhattacharjee, D. Mukherjee, E. Gebara, S. Nuttinck and J. Laskar, “A 5.8 GHz fully integrated low power low phase noise CMOS LC VCO for WLAN applications,” RFIC Symposium, pp. 475-478, 2002. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/29081 | - |
dc.description.abstract | 為了提供晶片上低損耗的相位產生器,作者設計了單晶式變壓器與正交耦合器並於CMOS製程中下線製作。量測變壓器時所觀察到的穿透損耗在所關切的頻帶下都低於 2.5 dB。從 5.7 GHz 至 5.9 GHz ,正交耦合器可達成 1.3 至 4.8 度的相位誤差、0.7 至 2.5 dB 的振幅誤差、17.0 至 24.1 dB 的邊帶排斥與 3.6 至 4.2 dB 的穿透損耗。
在本論文的關鍵部分中作者敘述了次諧波-混波器的設計與製作,並利用實驗結果來證明次諧波-混波器可避免直接降頻接收機中因本地振盪自身相乘所產生直流偏移。在具有變壓器耦合結構的次諧波-混波器中,作者利用圈數比 1:4 的變壓器來產生10.8 dB 的電壓增益並達成優良的線性度 ( IIP2 = 54.0 dBm 、 IIP3 = 7.9 dBm )。隨後作者也將此種變壓器耦合次諧波-混波器與頻帶可調低雜音放大器和正交耦合器整合在一起,完成了一個 1.8 V 操作的接收機前端。 作者將電感電容對折式堆疊架構運用在低雜音放大器與次諧波-混波器,並成功地在 0.18-μm CMOS 製程下實現一個 1 V 操作的接收機前端。在 45.5 mW 的功率消耗下, 這個 1 V 操作的接收機前端電路於 5.4 GHz 可以呈現 26.2 dB 的電壓增益與 5.2 dB 的雜音指數。此 1 V 電路中本地振盪自身相乘在輸入端所造成的直流偏移低於 -110.7 dBm。作者藉著與前述類似的步驟,利用低臨界電壓電晶體製作了一個 0.5 V 操作的接收機前端。在 19.4 mW 的功率消耗下, 這個 0.5 V 操作的接收機前端電路於 5.6 GHz 可以呈現 17.1 dB 的電壓增益與 8.7 dB 的雜音指數。此 0.5 V 電路中本地振盪自身相乘在輸入端所造成的直流偏移低於 -103.6 dBm。 此電路的正交相位是利用正交耦合器在射頻信號路徑上產生,輸出波形顯示在 5.6 GHz 下的振幅誤差為 0.15 dB,而相位誤差則為 0.01 度。 作者以三維式電感製作了一個 4.5-5.0 GHz 小型化電壓控制振盪器。儘管電感直接位於其他元件的上方,此小型化電壓控制振盪器在 24 mW 的功率消耗下,在與中心頻率 4.9 GHz 差距 1 MHz 處可達成 -122.2 dBc / Hz 的相位雜音。 | zh_TW |
dc.description.abstract | To provide low-loss on-chip phase generations, monolithic transformers and a quadrature coupler are designed and implemented. The measured insertion losses of the transformers are below 2.5 dB over the band of interest. From 5.7 GHz to 5.9 GHz, the quadrature coupler exhibits phase errors of 1.3 ~ 4.8 degree, magnitude errors of 0.7 ~ 2.5 dB, side-band rejections of 17.0 ~ 24.1 dB and insertion losses of 3.6 ~ 4.2 dB.
The key part of this dissertation describes the design and the implementation of subharmonic-mixers (SHMs) along with experimental results showing that the proposed SHMs can prevent the LO-self-mixing DC-offset in direct-conversion receivers. The transformer-coupled configuration is incorporated into SHMs, where a step-up 1:4 transformer is used to contribute a voltage gain of 10.8 dB and achieve excellent linearity (IIP2 of 54.0 dBm and IIP3 of 7.9 dBm). The transformer-coupled SHMs are integrated with a band-variable low-noise-amplifier and the quadrature coupler to develop a 1.8-V receiver front-end. The L-C folded-cascode topology is applied to both LNA and SHM so that a 1-V operation receiver front-end is successfully realized in 0.18-μm CMOS technology. At 5.4 GHz, the 1-V circuit exhibits a voltage gain of 26.2 dB and a noise figure of 5.2 dB while dissipating 45.5 mW from a 1.0-V supply. The achieved input-referred dc-offset due to LO self-mixing is below -110.7 dBm. By means of low-threshold-voltage transistors, a 0.5-V operation receiver front-end is also implemented with similar procedure. The 0.5-V circuit achieves 17.1-dB voltage gain and 8.7-dB noise figure at 5.6 GHz while consuming 19.4 mW from the 0.5-V voltage supply. The input-referred dynamic DC-offset is reduced down to –103.6 dBm. The quadrature generation of the 0.5-V receiver front-end is realized in the RF signal path with the quadrature coupler. The I/Q waveforms present 0.15-dB amplitude mismatch and 0.01° phase error at 5.6 GHz. A miniaturized (0.224 mm2) 4.5~5.0 GHz area-efficient 3-D LC VCO with above-IC inductors is implemented. With inductors directly above the other devices, this VCO shows a measured phase noise of -124.6 dBc / Hz at 1 MHz offset from the 4.9 GHz carrier while dissipating 24 mW. | en |
dc.description.provenance | Made available in DSpace on 2021-06-13T00:38:52Z (GMT). No. of bitstreams: 1 ntu-96-D92943025-1.pdf: 3624552 bytes, checksum: 356f6d3ebcb9f9452a6809c0d58fa1d5 (MD5) Previous issue date: 2007 | en |
dc.description.tableofcontents | 1 Introduction...........................................1
1.1 Motivation............................................1 1.2 Receiver Architecture.................................2 1.3 Contributions.........................................3 1.4 Dissertation organization.............................4 2 On-chip transformers and quadrature coupler............5 2.1 On-chip transformers..................................5 2.2 On-chip quadrature coupler...........................18 3 Receiver RF building blocks...........................27 3.1 Low noise amplifier..................................27 3.1.1 Band-variable LNA..................................36 3.1.2 Ultra-wide band LNA................................42 3.2 Subharmonic mixer..................................48 3.2.1 Transformer-coupled SHM............................49 3.2.2 L-C folded-cascode SHM.............................55 4 Receiver front-end for wireless broad-band access.....56 4.1 Introduction.........................................67 4.2 Receiver front-end with transformer-coupled SHMs.....70 4.3 1-V receiver front-end with LC-folded cascode SHMs...77 4.4 0.5-V receiver front-end with LC-folded cascode SHMs.89 5 Voltage controlled oscillator.........................94 5.1 Introduction.........................................94 5.2 VCO with MEMS Cu-Inductor............................95 5.3 Micromachined cross-coupled PMOS pair L-C VCO.......103 5.4 Area-efficient 3-D VCO..............................106 6 Conclusions..........................................113 References..............................................115 Appendix................................................128 | |
dc.language.iso | en | |
dc.title | CMOS接收機前端電路設計與本地振盪自身混波直流偏移抑制 | zh_TW |
dc.title | CMOS Receiver Front-End Circuit Design and LO Self-Mixing DC-Offset Rejection | en |
dc.type | Thesis | |
dc.date.schoolyear | 95-2 | |
dc.description.degree | 博士 | |
dc.contributor.oralexamcommittee | 蘇炎坤,孫台平,孟慶宗,洪子聖,詹益仁,姚嘉瑜,黃國威 | |
dc.subject.keyword | 金屬氧化物半導體,直接降頻接收機,低雜音放大器,混波器,射頻積體電路,次諧波-混波器,微波存取全球互通,無線區域網路,電壓控制振盪器, | zh_TW |
dc.subject.keyword | CMOS,direct-conversion receiver,LNA,mixer,RFICs,subharmonic mixer,WiMAX,WLAN,VCO, | en |
dc.relation.page | 123 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2007-07-25 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-96-1.pdf 目前未授權公開取用 | 3.54 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。