請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/27470
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 李建模(Chien-Mo Li) | |
dc.contributor.author | Wei-Chung Kao | en |
dc.contributor.author | 高瑋聰 | zh_TW |
dc.date.accessioned | 2021-06-12T18:06:10Z | - |
dc.date.available | 2011-01-10 | |
dc.date.copyright | 2008-01-10 | |
dc.date.issued | 2008 | |
dc.date.submitted | 2008-01-02 | |
dc.identifier.citation | [Abdollahi 04] Abdollahi, A.; Fallah, F.; Pedram, M., 'Leakage Current Reduction in CMOS VLSI Circuits by Input Vector Control,' IEEE Trans. on VLSI Systems,, vol.12, no.2, pp. 140-154, Feb. 2004.
[Barth 95] P. Barth. “A Davis-Putnam Enumeration Algorithm for Linear Pseudo-Boolean Otimization”, Technical Report MPI-I- 95-2-003, Max Plank Institute for Computer Science, 1995. [Bonhomme 01] Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitvh, “A Gated Clock Scheme for Low Power Scan Testing of Logic ICs or Embedded Cores,” Proc. Asian Test Symp., pp.253-258, 2001. [Bretscher 04] Otto Bretscher, “Linear Algebra with Applications”, 3rd ed, Prentice-Hall, 2004. [Chen 87] Chan, T.Y.; Chen, J.; Ko, P.K.; Hu, C., 'The Impact of Gate-induced Drain Leakage Current on MOSFET Scaling,' Electron Devices Meeting, 1987 Int’l, vol.33, pp. 718-721, 1987 [Chen 98] Zhanping Chen; Johnson, M.; Liqiong Wei; Roy, W., 'Estimation of Standby Leakage Power in CMOS Circuit Considering Accurate Modeling of Transistor Stacks', Proc. Int’l Symps. on Low power electronics and design, pp. 239-244, 10-12 Aug 1998 [Chou 94] R.M. Chou, K.K. Saluja and V.D. Agrawal, “Power Constraint Scheduling of Tests”, IEEE Int’l Conf. on VLSI Design, pp.271-274, 1994. [Coudert 96] O. Coudert. “On Solving Covering Problems,” Proc. Design Automation Conf., pp. 197–202, June 1996. [Dabholkar 98] Dabholkar r, V.; Chakravarty, S.; Pomeranz, I.; Reddy, S.; “Techniques for Reducing Power Dissipation During Test Application in Full Scan Circuits,” IEEE Trans. on Computer-Aided Design, Vol, 17, no12, Dec. 1998, pp1325-1333. [Een 06] N. Een and N. Sorensson, “Translating pseudo-Boolean Constraints into SAT”, Journal on Satis- ability, Boolean Modeling and Computation, 2, March 2006. [Fiduccia 82] Fiduccia, C.M.; Mattheyses, R.M., 'A Linear-Time Heuristic for Improving Network Partitions,' Proc. Design Automation Conf., pp. 175-181, 14-16 June 1982 [ITRI 07] Industrial Technology Research Institute of Taiwan, http://www.stc.itri.org.tw/showfile.asp?aWQ9MjcmY29sbmFtZT0xJnRibG5hbWU9cGVyaW9kaWNhbF9zdWI= [Gil 98] Joonho Gil, Minkyu Je, Jongho Lee, Hyungcheol Shin, “A High Speed and Low Power SOI Inverter Using Active Body-bias,” Proc. Int’l Symps. On Low Power electronics and design, pp.59-63, 1998. [Girard 02] Gireard, P, “Survey of Low-Power Testing of VLSI Circuits,” IEEE Des. & Test of Comput., pp.82-92, May-June 2002. [Gomory 58] R. Gomory, “Outline of an Algorithm for Integer Solutions to Linear Programs”, Bulletin of the American Mathematical Society, 64:275–278, 1958. [Halter 97] Halter, J.P.; Najm, F.N., 'A Gate-level Leakage Power Reduction Method for Ultra-low-power CMOS Circuits', Proc. Custom Integrated Circuits Conf., pp.475-478, 5-8 May 1997. [Hertwig 98] Hertwig, A. and H.J. Wunderlich, “Low Power Serial Built-in Self Test,” Proc. 3rd European Test Workshop, pp.49-53, 1998. [ITRS 06] International Technology Roadmap for Semiconductor 2005/2006 report, http://www.itrs.net. [Jiang 05] Hailin Jiang; Marek-Sadowska, M.; Nassif, S.R., 'Benefits and costs of power-gating technique,' Proc. IEEE Int’l l Conf. on Computer Design: VLSI in Computers and Processors, pp. 559-566, 2-5 Oct. 2005. [Johnson 99] Johnson, M.C.; Somasekhar, D.; Roy, K., 'Leakage control with efficient use of transistor stacks in single threshold CMOS,' Proc. Design Automation Conf., pp.442-445, 1999 [Keith 05] Timothy Z. Keith, “Multiple Regression and Beyond,” Allyn & Bacon 2005. [Keshavarzi 97] Keshavarzi, A.; Roy, K.; Hawkins, C.F., 'Intrinsic leakage in low power deep submicron CMOS ICs,' Proc. IEEE Int’l Test Conf., pp.146-155, 1-6 Nov 1997. [Kobayashi 94] T.Kobayashi, and T. Sakurai, “Self-Adjusting Threshold-Voltage Scheme (SATS) for Low-Voltage High-Speed Operation,” Proc. IEEE 1994 CICC, pp. 271-274, May 1994. [Kuroda 96] Kuroda, T.; Fujita, T.; Mita, S.; Nagamatsu, T.; Yoshioka, S.; Suzuki, K.; Sano, F.; Norishima, M.; Murota, M.; Kako, M.; Kinugawa, M.; Kakumu, M.; Sakurai, T., 'A 0.9-V, 150-MHz, 10-mW, 4 mm2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme,' IEEE Journal of Solid-State Circuits, vol.31, no.11, pp.1770-1779, Nov 1996 [Li 04] Li, J. C.M, “A Design for Testability Technique for Low Power Delay Fault Testing,” IEICE Trans. on Electronics, v E87-C, n 4, April, 2004, pp.621-628. [Manquinho 05] Manquinho, V.M.; Marques-Silva, J., 'Satisfiability-based algorithms for pseudo-Boolean optimization using Gomory cuts and search restarts,' 17th IEEE Int’l Conf. on Tools with Artificial Intelligence, ICTAI, pp. 150-155, Nov. 2005. [Meterelliyoz 05] Meterelliyoz, M.; Mahmoodi, H.; Roy, K., 'A Leakage Control System for Thermal Stability During Burn-in Test,' Proc. IEEE Int’l Test Conf., pp. 982-991, 8-10 Nov. 2005. [Mitchell 02] J. Mitchell. “Branch-and-cut algorithms for combinatorial optimization problems”, In Handbook of Applied Optimization, pages 65–77. Oxford University Press, 2002. [Miller 01] M. Miller, “Next generation burn-in and test systems for Athlon microprocessors: hybrid burn-in,” in AMMD Burn-in and Test Socket Workshop, Session 5, 2001. [Nemhauser 88] G. L. Nemhauser and L. A. Wolsey. “Integer and Combinatorial Optimization.” John Wiley & Sons, 1988. [Pouya 00] Pouya, B.; Crouch, A.L., 'Optimization Trade-offs for Vector Volume and Test Power,' Proc. IEEE Int’l Test Conf., pp.873-881, 2000. [Power Compiler 02] Power Compiler User Guide Manual, Synopsys, Release 2002.05, May 2002, ch2. [Rosar 00] Rosar, M.; Leroy, B.; Schweeger, G., 'A new model for the description of gate voltage and temperature dependence of gate induced drain leakage (GIDL) in the low electric field region [DRAMs],' IEEE Trans. on Electron Devices, vol.47, no.1, pp.154-159, Jan 2000 [Roy 03] Roy, K.; Mukhopadhyay, S.; Mahmoodi-Meimand, H., 'Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-submicrometer CMOS Circuits,' Proc. IEEE, vol.91, no.2, pp. 305-327, Feb 2003 [Sankaralingam 01] R. Sankaralingam, B. Pouya and N. A. Touba, “Reducing Power Dissipation During Test Using Scan chain Disable,” Proc. IEEE VLSI Test Symp. pp. 319-324, 2001. [Schuegraf 94] K. Schuegraf and C. Hu, “Hole Injection Sio2 Breakdown Model for Very Low Voltage Lifetime Extrapolation,” IEEE Trans. Electron Devices, vol. 41, pp. 761–767, May 1994. [Semenov 03] Semenov, O.; Vassighi, A.; Sachdev, M.; Keshavarzi, A.; Hawkins, C.F., 'Effect of CMOS Technology Scaling On Thermal Management During Burn-in,' IEEE Trans. on Semiconductor Manufacturing, vol.16, no.4, pp. 686-695, Nov. 2003 [Sinanoglu 02] P.Sinanoglu, I. Bayraktaroglu, and A.Orailoglu, “Test Power Reduction through Minimization of Scan Chain Transitions,” Proc. IEEE VLSI Test Symp. pp.166-171, April 2002. [Sirisantana 04] Sirisantana, N.; Kaushik Roy, 'Low-power Design Using Multiple Channel Lengths and Oxide Thicknesses,' IEEE Des. & Test of Comput., IEEE , vol.21, no.1, pp. 56-63, Jan-Feb 2004. [Taur 98] Y. Taur and T. H. Ning, “Fundamentals of Modern VLSI Devices”. New York: Cambridge,Univ. Press, 1998, ch. 3, pp. 120–128. [Vassighi 04] Vassighi, A.; Semenov, O.; Sachdev, M., 'Thermal Runaway Avoidance During Burn-in,' 2004. 42nd Annual. 2004 Proc. IEEE Int’l Reliability Physics Symp., pp. 655-656, 25-29 April 2004 [Wang 97] Wang, S. and S.K. Gupta, “DS-LFSR: A New BIST TPG for Low Heat Dissipation,” Proc. Int’l Test Conf. pp. 848-857, 1997. [Wang 98] Qi Wang; Vrudhula, S.B.K., 'Static Power Optimization of Deep Submicron CMOS Circuits for Dual V/sub T/ technology,' Proc. IEEE Int’l Conf. Computer-Aided Design, pp. 490-496, 8-12 Nov 1998 [Wen 05] Xiaoqing Wen, Yoshiyuki Yamasita, Seiji Kajihara, Laung-Terng Wang, Kewal K. Saluja, and Kozo Kinoshita, “On Low-Capture Power Test Generation for Scan Testing,” Proc. IEEE VLSI Test Symp. pp. 265-270, 2005 [Whetsel 00] Whetsel, Lee “Adapting Scan Architectures for Low Power Operation” Proc. IEEE Int’l Test Conf., 2000, p 863-872 [Zorian 93] Zorian, Y., “A Distributed BIST Control Scheme for Complex VLSI Design,” Proc. IEEE VLSI Test Symp, pp.4-9, 1993. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/27470 | - |
dc.description.abstract | 本文提出最小漏電流向量產生器以及可測試性技術設計,用來降低在移位模式下的靜態測試功率。此技術將最小漏電流向量產生的問題轉換成虛擬布林函數最佳化問題,而漏電流的非線性任務函數被近似成線性函數使得此問題可以有效的以現行的虛擬布林函數最佳化軟體來求解。並提出一個電路分割方法以減少總CPU運算時間。低靜態功率可測試性設計架構在移位模式下用來給予最小漏電流向量。在ISCAS’89的基準電路使用TSMC90奈米製程的實驗顯示,在有限的最佳化時間內小電路在不作電路分割下靜態功率降低最多到32.7%。大電路可以降低靜態功率從8.3% (不分割電路)到17.47%(分割成64份電路下)。此外,最佳化的時間可以從3,600秒(不分割電路)降低至83秒(分割成64份電路下)。此技術降低靜態功率並不需改變製程或資料單元設計,此技術的缺點會有些微的面積增加以及效能減低。 | zh_TW |
dc.description.abstract | This thesis presents a minimum leakage pattern generator and a DfT technique to reduce static test power during shift mode for nanometer technology. This technique transforms the minimum leakage pattern generation problem into a pseudo Boolean optimization (PBO) problem. Nonlinear objective functions of leakage power are approximated by linear ones such that this problem can be solved efficiently by existing PBO solver. A partition method is applied to reduce the overall CPU time. The proposed DfT structure for low static power can be used to apply the minimum leakage pattern during shift mode. Experimental results on ISCAS’89 benchmark circuits using TSMC 90nm technology show that under the limited optimization time the static power is reduced by up to 32.7% for small circuits without partition. For large circuits, the static power is reduced from 8.3% (without partition) to 17.47% (with 64 partitions). Besides, the overall CPU time is reduced from 3,600 seconds (without partition) to 83 seconds (with 64 partitions). This technique reduces the static power without changing the manufacturing process or library cell design. The penalty of this technique is small area overhead and performance degradation. | en |
dc.description.provenance | Made available in DSpace on 2021-06-12T18:06:10Z (GMT). No. of bitstreams: 1 ntu-97-R94943102-1.pdf: 1230503 bytes, checksum: 1284efa249a3c2a4698f6c6069181f69 (MD5) Previous issue date: 2008 | en |
dc.description.tableofcontents | 摘要 i
Abstract ii Table of Contents iii List of Figures v List of Tables vii Chapter 1 Introduction 1 1.1 Motivation 1 1.2 Proposed Technique 3 1.3 Contributions 6 1.4 Thesis Organization 6 Chapter 2 Background 7 2.1 Power Dissipation of CMOS Digital Circuits 7 2.1.1 Dynamic Power 7 2.1.2 Static Power 9 2.2 Simulation Results in 90 nm 14 2.3 Past Research in Leakage Power Reduction 15 2.3.1 Leakage Reduction Using Dual-Vth Transistors 15 2.3.2 Leakage Reduction Using Power-Gating Technique 17 2.3.3 Leakage Reduction Using Transistor Stacking Effect 18 2.3.4 Leakage Reduction Using Input Vector Control 19 2.3.5 Leakage Control System for Burn-in Testing 25 2.4 SAT-Based Pseudo-Boolean Optimization 27 Chapter 3 Proposed Technique 30 3.1 Hardware Structure 30 3.1.1 Proposed Scan-based Circuit Architecture 30 3.1.2 The Modified Scan Flip-Flop and Control Point 32 3.2 Finding the Minimum Leakage Pattern 34 3.2.1 Leakage Data Modeling and Linear Approximation 35 3.2.2 Minimum Leakage Pattern Solving 37 3.2.3 Partition and Control Point Insertion 43 Chapter 4 Experimental Results 47 4.1 Leakage Modeling in 90nm 47 4.2 Leakage Reduction without Partition 51 4.3 Leakage Reduction with Partition 52 4.4 Comparison Against Decoder Insertion 58 Chapter 5 Discussion and Future Work 62 5.1 Leakage Reduction in Burn-in Testing 62 5.1.1 Leakage Modeling in 90nm at Burn-in Temperature 62 5.1.2 Leakage Reduction at Burn-in Temperature 64 5.2 Future Work 67 5.2.1 Control Point Reduction 67 5.2.2 Delay Overhead of Control Points 68 5.2.3 The Benefit of Using PBO Solver 69 5.3 Further Improvements and Applications 69 5.3.1 Combination with Power-Gated Technique 69 5.3.2 Application for Sleep Mode System 70 Chapter 6 Summary 72 Reference 73 | |
dc.language.iso | en | |
dc.title | 降低測試功率之可測試設計與最小漏電流向量產生技術 | zh_TW |
dc.title | A DfT and Minimum Leakage Pattern Generation Technique for Test Power Reduction | en |
dc.type | Thesis | |
dc.date.schoolyear | 96-1 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 黃俊郎,黃鐘揚 | |
dc.subject.keyword | 可測試設計,測試,低功率,靜態功率,漏電流, | zh_TW |
dc.subject.keyword | DfT,testing,low power,static power,leakage, | en |
dc.relation.page | 77 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2008-01-03 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-97-1.pdf 目前未授權公開取用 | 1.2 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。