請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/27425
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 李致毅(Jri Lee) | |
dc.contributor.author | Ming-Shuan Chen | en |
dc.contributor.author | 陳明軒 | zh_TW |
dc.date.accessioned | 2021-06-12T18:04:33Z | - |
dc.date.available | 2011-01-24 | |
dc.date.copyright | 2008-01-24 | |
dc.date.issued | 2008 | |
dc.date.submitted | 2008-01-16 | |
dc.identifier.citation | [1] http://ng-ethernet.com/ethernet forum/index.php?c=2.
[2] A. Lee, D. Lee, “6.2: Integrated TFT-LCD timing controllers with RSDS column driver Interface”, SID 00 Digest. [3] R. McCartney, “60.1: A Third generation timing controller and column driver architecture using point-to-point differential signaling,” SID 04 Digest. [4] C. Yi et al, “P-49: New Architecture of Timing Controller and Source Driver for TFT LCD Module Using Point-to-Point TTL Transmission Interface”, SID 05 Digest. [5] I. Chang, “57.2: A New Interface WiseBus for Large LCD TV Applications”, SID 05 Digest. [6] IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI), 1596.3 SCI-LVDS Standard, IEEE Std 1596.3-1996, 1996. [7] US Pattern, 0083289. [8] M. Chen et al., “Low-voltage low-power LVDS drivers,” IEEE J. Solid-State Circuits, vol. 40, pp. 472-478, Feb. 2005. [9] B. Razavi, Design of Integrated Circuits for Optical Communications, New York: McGraw-Hill, 2002. [10] S. Park et al, “1.25-Gb/s Regulated Cascode CMOS Transimpedance Amplifier for Gigabit Ethernet Applications”, IEEE J. Solid-State Circuits, vol. 39, no.1, Jan. 2004. [11] Z. Lu et al, “Broad-band design technique for transimpedance amplifier,” IEEE, Trans. Circuits Syst. I, vol. 54, no. 3, Mar. 2007. [12] J. H. Sinsky et al., “High-speed electrical backplane transmission using duobinary signaling,” IEEE Trans. Microw. Theory Tech., vol. 53, no. 1, pp. 152-160, Jan. 2005. [13] Kouichi Yamaguchi et al., “12Gb/s duobinary signaling with ×2 oversampled edge equalization,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 70-71, Feb. 2005. [14] http://www.ieee802.org/3/ap/public/jul04/sinsky 01 0704.pdf. [15] F. Stremler, Introduction to Communication System, Third Ed., Addison-Wesley, 1990. [16] http://www.inphi-copr.com/products/whitepapers/DuobinaryModulationForOpticalSystems.pdf. [17] Jri Lee, “A 75-GHz PLL in 90-nm CMOS,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 432-433, Feb. 2007. [18] C. Menolfi et al, “A 25Gb/s PAM4 transmitter in 90-nm CMOS SOI,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 72-73, Feb. 2005. [19] T. Toifl et al., “A 22-Gb/s PAM-4 receiver in 90-nm CMOS SOI technology,” IEEE J. Solid-State Circuits, vol. 41, pp. 954-965, Apr. 2006. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/27425 | - |
dc.description.abstract | 在本論文中,我們研究了使用Duobinary, PAM4及NRZ此三種資料編碼方式之高速有線收發器於不同環境之下之表現與特性。論文中分析此三種收發器之理想特性並於最佳化設計之後,經由量測證明其結果。此三個收發器皆以台積電90奈米製程製作,三個收發器皆可透過10公分之FR4以及40公分之Rogers板材之傳輸線,以231-1之PRBS資料於20 Gb/s之資料傳輸速度下傳輸無誤。
除此之外,本論文提出一個針對液晶面版之時序控制器與列驅動器間傳輸所設計之高速且低功率輸出輸入介面電路。此電路使用台積電0.35微米製作,並可透過55公分之FR4板材,以以231-1之PRBS資料於1.2 Gb/s之資料傳輸速度下傳輸無誤。其傳輸端及接收端面積和為0.1mm2,於3.3伏特之電源供應下功率消耗為1.2毫安培。 | zh_TW |
dc.description.abstract | A full study of three data formats including duobinary, PAM4, and NRZ is proposed to estimate the performance of the corresponding transceivers under different conditions. Transceiver prototypes designed and optimized for the three signalings are presented to evaluate their feasibility and to validate the performance prediction. The three transceivers have been tested thoroughly in Rogers and FR4 boards. Fabricated in 90-nm CMOS technology, all three transceivers achieve error-free operation with 20-Gb/s 231 − 1 PRBS data over 40-cm Rogers and 10-cm FR4 channels.
Another one low-power high-speed I/O interfaced circuit targeting for data transmission between timing controller and column driver in TFT-LCD panel is proposed. The circuit uses a signal with very low amplitude and a high-speed transimpedance amplifier to reduce the power consumption while operating at a high data rate. The circuit is designed and fabricated in TSMC 0.35um CMOS technology. It can achieve error-free operation with 1.2-Gb/s 231-1 PRBS data over 55-cm FR4 channels. The power consumption is 4 mW under 3.3V supply and the core area is 0.1mm2. | en |
dc.description.provenance | Made available in DSpace on 2021-06-12T18:04:33Z (GMT). No. of bitstreams: 1 ntu-97-R94943165-1.pdf: 4677436 bytes, checksum: 67a1bd0bb3edf9f1f1014af0e2bcc555 (MD5) Previous issue date: 2008 | en |
dc.description.tableofcontents | Chapter 1 Introduction 1
1.1 Motivation 1 1.2 Thesis Organization 2 Chapter 2 A 1.2-Gb/s Low-power I/O Circuit in 0.35um CMOS Technology For LCD-panel Data Transmission ..3 2.1 Introduction 3 2.2 Conventional LVDS panel System 5 2.3 Proposed Architecture and I/O Circuit 7 2.3.1 Point-to-point Architecture 7 2.3.2 Transmitter Design 8 2.3.3 Broadband Technique for Regulated-Cascode TIA 9 2.4 Experiment Results 14 2.5 Conclusion 16 Chapter 3 Introduction to Duobinary Signaling ..18 3.1 Duobinary Spectrum 18 3.2 Bandwidth Efficiency of Duobinary Signaling 20 3.3 Realization 21 Chapter 4 Comparison Among Duobinary, NRZ and PAM4 23 Chapter 5 Design of A 20Gb/s Duobinary Transceiver 26 5.1 Transmitter 26 5.1.1 Conventional and Proposed Decoder 26 5.1.2 Feedforword Equalizer 28 5.2 Receiver 29 5.2.1 Receiver Architecture 29 5.2.2 Comparator and V/I Converter 30 Chapter 6 Design of A 20Gb/s PAM4 and NRZ Transceiver 32 6.1 PAM4 Transmitter 32 6.2 PAM4 Receiver 33 6.3 NRZ Transceiver 35 Chapter 7 Experimental Results 36 Chapter 8 Conclusion 44 Bibliography 45 | |
dc.language.iso | en | |
dc.title | 使用CMOS製程製作之高速有線收發器 | zh_TW |
dc.title | The Design and Implementation of High-Speed Wireline Transceivers in CMOS Technology | en |
dc.type | Thesis | |
dc.date.schoolyear | 96-1 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 林宗賢(Tsung-Hsien Lin),盧信嘉(Hsin-chia Lu) | |
dc.subject.keyword | 背版,有線收發器,雙二位元,四級脈衝幅度調制,不歸零軸碼, | zh_TW |
dc.subject.keyword | Backplane transceiver,wireline transceiver,duobinary,pam4,NRZ, | en |
dc.relation.page | 46 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2008-01-16 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-97-1.pdf 目前未授權公開取用 | 4.57 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。