請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/26154
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 汪重光 | |
dc.contributor.author | Wen-Yi Pang | en |
dc.contributor.author | 龐文頤 | zh_TW |
dc.date.accessioned | 2021-06-08T07:01:32Z | - |
dc.date.copyright | 2009-03-31 | |
dc.date.issued | 2009 | |
dc.date.submitted | 2009-03-20 | |
dc.identifier.citation | [1.1] C. –H. Chen, et al., “A Wireless Bio-MEMS Sensor for C-Reactive Protein Detection Based on Nanomechanics,” ISSCC Dig. Tech. Papers, pp. 376-377, Feb 2006.
[1.2] R. Fensli, E. Gunnarson, and T. Gndersen, “A wearable ECG-recording system for continuous arrhythmia monitoring in a wireless tele-home-care situation,” In Preceedings of the IEEE International Symposium on Computer-Based medical Systems (CBMS), pp. 407-412, June 2005. [1.3] V. Shnayder, B. rong Chen, K. Lorincz, T. R. F. Fulford-Jones, and M. Welsh, 'Sensor networks for medical care,' Harvard University, Technical Report TR-08-05, April 2005. [2.1] S. Mortezapour and E. Lee, “A 1-V 8-bit successive approximation ADC in standard CMOS process,” IEEE J. Solid-State Circuit, vol. 35, no. 4, pp.642-646, Apr. 2000. [2.2] J. Sauerbrey, D. Schmitt-Landsiedel, and R. Thewes, “A 0.5-V 1-μW successive approximation ADC,” IEEE J. Solid –State Circuits, vol. 38, no. 7, pp. 1261-1265, July 2003. [2.3] M. Scott, B. Boser, and K. Pister, “An ultra low-energy ADC for smart dust,” IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1123-1129, July 2003. [2.4] N. Verma and A. Chandrakasan, “A 25μW 100kS/s 12b ADC for wireless micro-sensor applications,” ISSCC Dig. Tech. Papers, pp. 22-223, Feb. 2006. [2.5] J. Craninckx and G. Plas, “A 65fJ/conversion-step 0-to-50MS/s 0-to-0.7mW 9b charge-sharing SAR ADC in 90nm Digital CMOS,” ISSCC Dig. Tech. Papers, pp. 246-247, Feb. 2007. [2.6] B. P. Ginsburg and A. P. Chandrakasan, “Dual time-interleaved successive approximation register ADCs for an ultra-wideband receiver,” IEEE J. Solid-State Circuits, vol. 42, no. 2, pp. 247-257, Feb. 2007. [2.7] B. P. Ginsburg and A. P. Chandrakasan, “500-MS/s 5-bit ADC in 65-nm CMOS with spit capacitor array DAC,” IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 739-747, Apr. 2007. [2.8] N. Verma and A. P. Chandrakasan, “An ultra low energy 12-bit rate-resolution scalable SAR ADC for wireless sensor nodes,” IEEE J. Solid-State Circuits, vol. 42, no. 6, pp. 739-747, Jun. 2007. [2.9] H. C. Hong and G. M. Lee , “A 65-fJ/conversion-step 0.9-V 200-kS/s rail-to-rail 8-bit successive approximation ADC,” IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2161-2168, Oct. 2008. [2.10] M. van Elzakker, E. van Tuijl, P. Geraedts, D. Schinkel, E. Klumperink and B. Nauta, “A 1.9μW 4.4fJ/Conversion-Step 10b 1MS/s charge-redistribution ADC”, ISSCC Dig. Tech. Papers, pp.244-610 Fed. 2008. [2.11] Z. Cao, S. Yan and Y. Li, “A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13μm CMOS,” ISSCC Dig. Tech. Papers, pp.542-634 Fed. 2008. [2.12] B. Murmann, 'ADC Performance Survey 1997-2008,' [Online]. Available: http://www.stanford.edu/~murmann/adcsurvey.html. [2.13] B. P. Ginsburg and A. P. Chandrakasan, “An energy-effeient charge recycling approach for a SAR converter with capacitive DAC,” in Proc. IEEE Int. Symp. Circuit and Systems, 2005, vol. 1, pp. 184-187. [2.14] Y.K. Chang, C.S. Wang, and C.K. Wang, “A 8-bit 500-KS/s low power SAR ADC for bio-medical applications,” Asian Solid-State Circuits Conference (A-SSCC) Dig. Tech. Papers, pp. 228-231, Nov. 2007. [2.15] H.S. Lee, D.A. Hodges, and P.R. Gray, “A self-calibrating 15 bit CMOS A/D converter,” IEEE J. Solid-State Circuits, vol. 19, no. 6, pp. 813-819, Dec. 1984. [2.16] B. Razavi and B.A. Wooley, “Design techniques for high-speed, high-resolution comparators,” IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1916-1926, Dec. 1992. [2.17] J.T. Wu and B.A. Wooley, “A 100-Mhz pipelined CMOS comparator,” IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1379-1385, Dec. 1998. [2.18] T. Cho, Low-power low-voltage analog-to-digital conversion techniques using pipelined architectures, Ph.D. Dissertation, UC Berkeley, 1995 [2.19] D. A. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997. [2.20] B. P. Ginsburg and A. P. Chandrakasan, “500-MS/s 5-bit ADC in 65nm CMOS with split capacitor array DAC,” IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 739-747, Apr. 2007. [2.21] K. Tan. S. Kiriaki, M. De Wit, J. Fattaruso, C Tsay, W. Matthews, and R. Hesters, “Error correction techniques for high-performance differential A/D converters,” IEEE J. Solid-State Circuits, vol. 25, no. 6, pp. 1318-1327, Dec. 1990. [2.22] V. Giannin, P. Nuzzo, V.Chironi, A. Baschirotto, G. Van der Plas, and J. Craninckx, “An 820μW 9b 40MS/s noise-tolerant dynamic-SAR ADC in 9nm digital CMOS”, ISSCC Dig. Tech. Papers, pp.238-239 Fed. 2008. [2.23] A. Abo and P. Gray, “ΣA1.5-v,10-bit,14.3-Ms/s CMOS pipeline analog-to-digital converter”, IEEE J. Solid-State Circuits, vol. 34, pp. 599-606, May 1999. [2.24] M. Dessouky and A. Kaiser, “Very low-voltage digital-audio ΔΣ modulator with 88-db dynamic range using local switch bootstrapping,” IEEE J. Solid-State Circuits, vol.36, pp. 349-355, Mar. 2001. [2.25] J.P. Park, S.M. Yoo, S.W. Kim, Y.J. Cho, and S.H. Lee, 'A 10-b 150-MSamples 1.8-V 123-mW CMOS AD converter with 400- MHz input bandwidth.' IEEE Journal of Solid State Circuits, vol. 39, pp. 1335-1337, Aug. 2004. [2.26] A. Yukawa, “A CMOS 8-Bit High-Speed AD Converter IC”, IEEE Journal of Solid State Circuits, vol. SC-20, pp. 775-779, Apr. 1985. [2.27] G.M. Yin, F. Op’t Eyende, and W. Sansen, “A High-speed CMOS Comparator with 8-b Resolution”, IEEE Journal of Solid State Circuits, vol. 27, pp. 208-211, Apr. 1992. [2.28] T. Kobayashi, K. Nogami, T. Shirotori, and Y. Fujimoto, “A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture”, IEEE Journal of Solid State Circuits, vol. 28, pp. 523-527, Apr. 1993. [2.29] A. Nikoozadeh and B. Murmann, “An analysis of latch comparator offset due to load capacitor mismatch”, IEEE Trans. Circuit Syst. II, vol. 53, pp. 1398–1402, Dec. 2006. [2.30] H.J.V Veendrick, “The behaviour of flip-flops used as synchronizers and prediction of their failure rate”, IEEE Journal of Solid State Circuits, vol. SC-15, pp. 169-176, Apr. 1980. [2.31] C. L. Portmann and T. H. Y. Meng, “Metastability in CMOS library elements in reduced supply andtechnology scaled applications”, IEEE Journal of Solid State Circuits, vol. 30, pp. 39-46, Jan. 1995. [2.32] W. Evans, E. Naviasky H. Tang, B. Allison, and J. Matsuzaki, “Comparator metastability analysis”. [2.33] D. J. Allstot, “A precision variable-supply CMOS comparator”, IEEE Journal of Solid State Circuits, vol. SC-17, pp. 1080-1087, Dec. 1982. [2.34] T. O. Anderson, “Optimum control logic for successive approximation A-D converters”, Computer Design, vol. 11, no. 7, pp. 81-86, July 1972. [2.35] A. Agnes, E. Bonizzoni, P. Malcovati, and F. Maloberti, “A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC with Time-Domain Comparator”, ISSCC Dig. Tech. Papers, pp. 246-. 247, Feb. 2008. [2.36] S.-W. M. Chen and R. W. Brodersen, “A 6b 600MS/s 5.3mW asynchronous ADC in 0.13μm CMOS”, ISSCC Dig. Tech. Papers, pp. 574-575, Feb. 2006. [2.37] M. Hesener, T. Eichler, A. Ganneberg, D. Herbison, F. Kuttner, and H. Wenske, “A 14b 40Ms/s redundant SAR ADC with 480MHz clock in 0.13μm CMOS”, ISSCC Dig. Tech. Papers, pp. 248-600, Feb 2007. [2.38] R. H. Walden, “Analog-to-digital converter survey and analysis,” IEEE Journal on Selected Areas in Communication, vol. 17, no. 4, pp. 539-50, April 1999. [3.1] E. C. Ifeachor and B. W. Jervis, Digital signal processing: A practical approach. New York: Addison-Wesley Publishers Ltd., 1993. [3.2] M. Bellanger, G. Bonnerot, and M. Coudreuse, “Digital filtering by polyphase network: application to sample rate alteration and filter banks,” IEEE Trans. Acoust. Speech Signal Proc. (ASSAP), vol. 24, pp. 109-114, Apr. 1976. [3.3] P. P. Vaidyanathan, Multirate systems and filter banks, Prentice Hall, Englewood Cliffs, 1993. [3.4] ECG learning center, http://library.med.utah.edu/kw/ecg/index.html [3.5] P. R. Rijnbeek, J. A. Kors, and M. Witsenburg, “Minimum bandwidth requirements for recording of pediatric electrocardiograms”, Circulation. 2001; 104: 3087 - 3090. [3.6] R. E. Crochiere and L. R. Rabiner, Multirate digital signal processing, Englewood Cliffs, NJ: Prentice-Hall, 1983. [3.7] American Heart Assoclations on Electrocardiography, “Recommendations for standardization of leads and specifications for instruments in electrocardiography and vectorcardiography”, Circulation, 52, pp. 11-25. 1975. [3.8] Kligfield P, Gettes LS, Bailey JJ, Childers R, Deal BJ, Hancock EW, et al. Recommendations for the standardization and interpretation of the electrocardiogram. Part I: the electrocardiogram and its technology. A scientific statement from the American Heart Association Electrocardiography and Arrhythmias Committee, Council on Clinical Cardiology; the American College of Cardiology Foundation; and the Heart Rhythm Society. J Am Coll Cardiol (2007) 49:1109–27. [3.9] www.americanheart.org | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/26154 | - |
dc.description.abstract | 超大型積體電路技術使生物醫學儀器開了另一扇門,帶動了生物醫學微機電系統(Bio-MEMS)及無線網路等二領域技術的興起。利用可植入人體的生物醫學系統記錄神經刺激和生理信號,再用無線電路傳送信號的個人生物醫學遙控測試系統已變成一項新研究領域。在此系統中,如何減少置於人體中電路的能量消耗,延長電池壽命,並避免電路功率消耗使溫度上升而對神經或是器官造成傷害,是主要的研究重點。針對此研究重點,本論文將提出消除接收器中混波器產生的直流偏移電壓架構,並設計其中的的低功率逐步逼近式類比數位轉換器(SAR ADC)與降頻濾波器電路。
本論文所提出的十位元的類比數位轉換器是以省電電容陣列和分裂式比較器的架構來達到低功率操作的目的。比起傳統的電容陣列架構,此電容陣列架構可以降低68%的能量消耗。而本論文的分裂式比較器採用兩種不同增益的比較路徑,適當的選取其一路徑且關閉另一,達到省電的操作。此類比數位轉換器採用0.18μm CMOS的製程,在電壓為1伏特下,500KS/s的取樣頻率下所量到的信號噪音和失真比(SNDR)為58.4 dB,消耗功率為42μW。 論文後半部份提出一個為了監測心電圖可攜帶系統的降頻濾波器設計。降頻濾波器功能上分為兩個部份,前級用來過濾雜訊後降頻的心電圖信號,後級是用來取出因為本地振盪器洩漏造成的直流偏移電壓,來跟原來的信號相減,得到一個適當的信號輸入給類比數位轉換器而不超過它的輸入電壓範圍。本設計並針對儲存的需求及每秒用到多少乘法器,來選擇最有效率的降頻比率。最後,透過Altera Stradix EP1S80 FPGA板的實作,以Tektronix TLA 715 邏輯分析儀,驗證此降頻濾波器功能之正確性。 | zh_TW |
dc.description.abstract | The application of VLSI technology in bio-medical instrumentation enables the emerging of the bio-MEMS and wireless technologies. By combining these technologies, personal remote sensing has become a popular research area. It applies an implantable bio-medical circuit for neural stimulation and uses RF signal to transmit recorded physiological signals. In such implanted bio-medical circuits, low power operation is very important because the heat spread caused by the implanted circuit will increase local temperature which may damage organs and neurons. This thesis presents a signal processor with area-efficient DC offset cancellation. For this processor, this work designs the building blocks of a low power 10-bit successive-approximation-register analog-to-digital converter (SAR ADC) and a low power decimation filter for bio-medical applications.
In the 10-bit SAR ADC, an energy-saving capacitor array and a splitting comparator architecture is proposed to achieve low power consumption. The average switching energy of the capacitor array can be reduced by 68% compared to a conventional architecture. The splitting comparator consists of two gain paths, through which power saving for an A/D conversion is achieved by selecting the appropriate comparison path and disabling the unused path. The measured signal-to-noise-and-distortion ratio of the ADC is 58.4 dB at 500KS/s sampling rate with power consumption of 42μW from a 1-V supply. The ADC is fabricated in a 0.18-μm CMOS technology. A low-power decimation filter for portable electrocardiogram (ECG) monitoring applications is also presented. This decimation filter consists of two parts: front-end and back-end. The font-end filters noise to regain ECG signal while the back-end computes the direct current (DC) offset caused by the local oscillator (LO) leakage and subtracts it from the input. This makes the ECG signal stays within the allowable ADC input range. In addition, selecting the right decimation factors gives the most efficient design in terms of storage requirements and the number of multiplications per second (MPS). Finally, the functionality of the decimation filter is tested and verified with an Altera Stradix EP1S80 FPGA board and Tektronix TLA 715. | en |
dc.description.provenance | Made available in DSpace on 2021-06-08T07:01:32Z (GMT). No. of bitstreams: 1 ntu-98-R95943087-1.pdf: 4455290 bytes, checksum: e7e10e7e35235e833adb9abeaee40fdf (MD5) Previous issue date: 2009 | en |
dc.description.tableofcontents | 1 Introduction 1
1.1 Motivation 1 1.2 ECG Monitoring System 2 1.3 Overview of Thesis 3 2 Design and Implementation of a Low-Power SAR ADC 5 2.1 Introduction 5 2.2 Conventional capacitor array based SAR ADC Architecture 7 2.3 Capacitor Array Types 9 2.3.1 Conventional Capacitor Array 9 2.3.2 Capacitor Array with Sub-DAC 11 2.2.3 Split Capacitor Array 15 2.4 Proposed Power Saving SAR ADC Architecture 16 2.4.1 Energy Saving Capacitor Array Architecture 16 2.4.2 Splitting Comparator 21 2.4.3 Overall Architecture 26 2.5 Circuit Design 28 2.5.1 Capacitor Array 28 2.5.2 Sampling Switches 31 2.4.3 Regenerative Latch 36 2.4.4 Offset Compensated Comparator 38 2.4.5 Successive Approximation Register 41 2.5 Simulation Results 42 2.6 Measurement Results 45 3 Design and Implementation of a Decimation Filter for ECG Systems 51 3.1 Introduction 51 3.2 ECG System Description and Specifications 52 3.2.1 Electrocardiogram 52 3.2.2 ECG sampling 53 3.3 DC Offset Cancellation using Multirate Signal Processing 54 3.4 Decimation Filter Implementation and Design 56 3.4.1 Decimation In Stages 56 3.4.2 Determining the number of stages 57 3.4.3 Simulation Results 63 3.5 FPGA Emulation 66 4 Conclusions 69 A SAR ADC Fundamentals 71 A.1 Switching Energy for SAR ADC 71 A.2 Thermal Noise Limited Consideration 77 A.3 Parasitic Capacitance of Capacitor Array 78 A.4 Analysis of Offset a Regenerative Latch 80 A.5 Metastability of a Regenerative Latch 82 A.6 Gain of Regenerative Latch 84 A.7 Effective Number of Bit 85 A.8 Performace Comparison 85 A.9 Linearity Analysis of Conventional Capacitor Array 87 B Decimation Filter Fundamentals 88 B.1 Polyphase Filter 88 Bibliography 90 | |
dc.language.iso | zh-TW | |
dc.title | 應用於生醫系統之類比低功率信號處理器 | zh_TW |
dc.title | Low Power Analog Signal Processor for Bio-Medical Applications | en |
dc.type | Thesis | |
dc.date.schoolyear | 97-1 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 郭泰豪,吳介琮,劉深淵,李泰成 | |
dc.subject.keyword | 類比數位轉換器,降頻濾波器, | zh_TW |
dc.subject.keyword | SAR ADC,Decimation filter, | en |
dc.relation.page | 97 | |
dc.rights.note | 未授權 | |
dc.date.accepted | 2009-03-23 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-98-1.pdf 目前未授權公開取用 | 4.35 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。